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Abstract
This work investigated high permittivity hafnium based dielectric films for use in
future generation metal oxide semiconductor field-effect transistor (MOSFET)
technologies. For the sub- 100 nm MOS structure, the conventional Si02 gate dielectric
required is becoming too thin (<1.2nm). The extremely thin silicon dioxide gate
dielectric can no longer prevent tunneling current. The International Technology
Roadmap for Semiconductors (ITRS) has identified the need for the "introduction and
process integration of high-k gate stack materials and processes for high performance,
low operating and low standby power
MOSFETs."
Hafnium based oxides have shown
great promise as gate dielectric materials, and are a prime candidate to replace silicon
dioxide.
.
Two deposition processes were used for investigating hafnium oxide: A
traditional reactive sputtering process using a hafnium target and oxygen along with a
metal oxidation process in which hafnium metal was deposited and subsequently
oxidized in a rapid thermal processor. The films and their interfacial layers were studied
using transmission electron microscopy and Rutherford backscattering. Suppression of
the interfacial layers was attempted by utilizing various pre-deposition cleaning
processes, nitrogen incorporation, and multiple annealing conditions. Statistical analysis
was performed on many film properties including: thickness and refractive index by
ellipsometry, equivalent oxide thickness (EOT), relative permittivity (sr), total charge
density (Nss) via capacitance-voltage analysis (C-V), oxide charge density (Qox) and
interface trap charge density (DiT) from surface charge analysis, and breakdown strength
vi
and leakage current density from current-voltage analysis (I-V). Hafnium oxide was
successfully integrated into an RIT sub-micron NMOS process, and operational 0.5 um
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Over the last 15 years device performance has been continuously improved by
scaling the thickness of the silicon dioxide gate dielectric as shown in Figure 1.1.
Currently in industry, gate oxide thicknesses on the order of 12 A are being used for the
90nm node, with plans to scale the gate dielectric down to 8 A for the 65 nm node [1].
However, continued scaling of the silicon dioxide gate will not be possible for two
reasons. The first is that we are quite literally "running out of
atoms"
[2]. The 12 A gate
oxide currently used in Intel's 90nm process is made up of only four atomic layers of
silicon dioxide. While companies such as Intel have demonstrated that an 8 A silicon
dioxide layer is possible for their 65nm process technologies, most agree that it will not
be physically possible to scale the silicon dioxide gate dielectric any further. High-k gate
dielectrics are also needed as the continued scaling of the silicon dioxide gate dielectric
has resulted in a tremendous increase in gate leakage tunneling current which can be seen
in Figure 1.2. This leakage current density is responsible for increased power
consumption as well as heat dissipation. Looking towards the future and the 45nm node,
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Figure 1.1: Trends in Oxide Scaling [3]
For the sub- 100 nm MOS structure, the conventional Si02 gate dielectric required
is becoming too thin (<1.2 nm). The extremely thin silicon dioxide gate dielectric can no
longer prevent tunneling current or the out-diffusion of boron from p+ doped polysilicon
gates into the silicon channel. The International Technology Roadmap for
Semiconductors (ITRS) has identified the need for the "introduction and process
integration of high-k gate stack materials and processes for high performance, low
operating and low standby power MOSFETs
[4]."
Among the various materials being
investigated to replace silicon dioxide, hafnium based oxides have shown great promise
as gate dielectric materials.
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Figure 1.2: Leakage Current Density forVarious Si02 Thicknesses and Gate Voltages [3]
When depositing high-k dielectrics, it is common that an interfacial silicon
dioxide layer is formed between the silicon substrate and the high-k material being
deposited, undesirably lowering the effective permittivity of the dielectric. Reducing the
interfacial layer is challenging when working with high-k materials but it is also makes it
difficult to measure the true permittivity of the high-k layer being deposited. These
interfacial layers readily grow due to silicon's tendency to oxidize. This investigation
will attempt to suppress the interfacial layer between the silicon substrate and the high-k
dielectric by changing deposition conditions, annealing conditions, and by incorporating
nitrogen at the surface of the silicon prior to high-k deposition. It has been shown that
introducing nitrogen at the silicon surface will reduce the oxidation rate by as much as 30
percent [5]. Ion implantation ofnitrogen has previously been used here at RIT for similar
purposes [6], and this study will further investigate the effect the nitrogen has in reducing
the interfacial layer grown during subsequent annealing processes.
The films investigated in this study will be deposited using a Perkin Elmer
reactive sputtering tool with co-sputtering capability, utilizing
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sputtering targets. The
co-sputtering capability will allow the deposition of hafnium silicates in addition to
hafnium oxide. These films will be characterized optically, physically, and structurally to
determine properties such as thickness, refractive index, roughness, and density.
Electrical properties of the films will also be evaluated by fabricating
metal-insulator-
semiconductor (MIS) capacitors. These capacitors will assist in determining the
dielectric constant, leakage current density, breakdown strength, interface trap density,




The purpose of a gate dielectric in a metal oxide semiconductor field effect
transistor (MOSFET) is to insulate the gate electrode from the underlying silicon
substrate. A simplified drawing of a MOSFET can be seen in Figure 2.1. This insulating
behavior prevents current from flowing from the gate to either the source or drain, which
minimizes power consumption. The gate oxide must be able to store charge in order that
the gate can maintain control of the channel region. It is this stored charge that allows the
gate to accumulate carriers near the surface, deplete the surface of carriers, and
eventually invert the surface forming a channel region. This behavior turns on the
transistor, allowing current to flow between the source and drain. The gate oxide is what







Figure 2.1: Simplified Cross-Section of anMOSFET [2]
The properties of the gate dielectric also influence the threshold voltage of the
transistor. The threshold voltage is the voltage that must be applied to the gate electrode
in order to turn on the transistor. The threshold voltage equations for both PMOS and
NMOS transistors are given as follows [7] in Eq. 2.1:
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Eq.2.1
In these equations, the two parameters influenced by the gate oxide are the oxide
capacitance (Cox) and the total oxide charge (Qtot). For both types of transistors,
increased oxide capacitance makes it easier to turn on the transistor; less negative voltage
is required in the PMOS while less positive voltage is required in the NMOS transistor.
The total oxide charge will shift the threshold voltage the same way for both NMOS and
PMOS transistors. The total charge in the oxide is made up of fixed charge, mobile ion
charge, oxide trapped charge, and interface trapped charge. While large amounts of
charge could potentially have a significant effect on the threshold voltage of the device, it
is important to notice that in the equation for VT that Qtot is divided by Cox. This means
that at higher oxide capacitances, which high-k dielectrics allow for, this charge has less
influence on the threshold voltage for the device. Further detail is provided about oxide
capacitance and oxide charge in subsequent sections.
2.2 Origin ofPermittivity
Dielectric properties of materials originate from the polarization behavior of the
constituent atoms and molecules. The dielectric constant of a material depends upon its







In the Clausius-Mossotti equation (Eq. 2.2), aD is the total polarization of the material, e,
is the dielectric constant, So is the permittivity of free space, and Vm is the molar volume
in
A3
of the material. The relative permittivity of a material is different from the
refractive index of the material as it is dependent on the total polarizability of the
material, where the refractive index is only influenced by the electronic polarizability of
the material. The Lorenz-Lorentz equation (Eq. 2.3) describes the relationship between





There are three basic polarization mechanisms: electronic, ionic and orientational. In
non-polar ionic materials, the dielectric polarizability (aD) includes only ionic and
electronic components. Electronic polarization is found in all dielectrics and is based
upon the negatively charged electron shell shifting against the positively charged nucleus.
The electronic polarizability, referred to as ae, is approximately equal to the volume of
the electron shell therefore determining that larger atoms will have larger electronic
polarizabilities. Ionic polarization, aj, is based upon lattices shifting. It is observed in
ionic crystals as the positive and negatively charged sublattices are displaced under an
electric field. Orientation polarization, or commonly referred to as dipole polarization,
ad, is due to permanent dipoles in the material. Orientation polarization is temperature
dependent as the thermal movement of the atoms will disturb their otherwise preferred
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Figure 2.2: Total Polarizability vs. Frequency [8]
Each of these polarizabilities makes their contribution to the overall polarizability
of the material at different frequencies. From Figure 2.2, it can be seen that the electronic
polarizability contributes significantly near ultraviolet frequencies, therefore explaining
why electronic polarizability influences the refractive index of the material.
2.3 Required Properties ofHigh-k Gate Dielectrics
In selecting a next-generation gate dielectric material, it is important to consider
not only the relative permittivity of the material but also other material properties such as
conduction and valence band offsets, thermal stability in direct contact with silicon,
quality of the substrate-dielectric interface as well as the gate electrode-dielectric
interface, and long term reliability.
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2.3.1 Electrical Properties
The need to choose materials with proper energy band offsets and permittivity of
the gate dielectric will help reduce leakage current density. Leakage current density
typically occurs via three different mechanisms: thermionic emission, Fowler-Nordheim
tunneling, and direct tunneling. Thermionic emission occurs when there is enough
thermal energy to excite the carriers over the energy barrier and can occur even in very
thick dielectrics. In contrast, direct tunneling typically only can occur with oxides 40 A
thin or less. The equation for Fowler-Nordheim tunneling current (Eq. 2.4) where
electron transport occurs through a trapezoidal energy barrier [9] is shown below:
A V r v v r v
JDT =exp(-Bt )x[{(Dg -_}exp(V{Os -})-{&, +} exp(V{ B -}]
where B = An Ihpm * q
Eq. 2.4
In this expression Jdt is the tunneling current density, A is a constant, t is the physical
thickness of the dielectric, V is the voltage drop across the dielectric, Ob is the energy
barrier, and
m* is the electron effective mass in the dielectric. From the equation, it can
be seen that the tunneling current decreases exponentially with increasing barrier height
and thickness for direct electron tunneling transport. Therefore, the gate dielectric must
be as physically thick as possible and must have as large of an energy barrier as possible.
2.3.1.1 Relative Permittivity & Equivalent Oxide Thickness
In scaling MOSFETs, it is normal practice to reduce the gate oxide thickness, tox,
in order to increase the oxide capacitance, Cox. If tox is increased to reduce direct electron
tunneling current, it will no longer be possible to maintain the necessary oxide
capacitance. Recalling that the oxide capacitance is representative of that of a parallel
9
place capacitor (Eq. 2.5), it is clear that the relative permittivity of the gate dielectric (k
or sr) must be increased to maintain the required level of oxide capacitance while





In the parallel plate capacitor equation, C is the capacitance, k is the dielectric constant of
the gate dielectric, So is the permittivity of free space (s0
= 8.85 x 10"14F/cm), A is the
area of the capacitor, and tox is the physical thickness of the gate dielectric. By changing
the dielectric constant of the gate dielectric it is possible for a physically thicker layer to
electrically behave the same as a thinner layer.
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Figure 2.3: Thinner Silicon Dioxide Dielectric vs. Thicker High-k Dielectric [10]
This introduces the idea of the equivalent oxide thickness (EOT). The EOT is,
from a capacitive point of view, how thick the material would be if it were silicon





For example, a material with k=20 and a physical thickness of 50 A would exhibit a
capacitance equivalent to that of a 10 A silicon dioxide film. By using a high-k gate
dielectric in this example, which in turn allows for an increase in the physical thickness
of the gate dielectric, the benefits of exponentially lowered leakage current density are
achieved while the necessary gate capacitance is maintained.
2.3.1.2 Bandgaps and Energy Band Offsets
The energy barrier in the Fowler-Nordheim tunneling equation is determined by
the bandgap of the material. Since the purpose of the gate dielectric is to insulate the gate
electrode and the silicon channel from one another, it must have a large bandgap (Eg)
relative to that of silicon and the gate electrode. Having a large bandgap, or wide band
gap, implies that there will not be enough thermal energy at room temperature to excite
electrons from the valence band into the conduction band. Because of this very few
carriers will exist in the material and therefore the material will not conduct current [11].
In contrast, metals conduct current extremely well because their bandgaps are very small
or non-existent, resulting in an abundance of available carriers. Semiconductors such as
silicon, germanium, or gallium arsenide fall somewhere in between, which allows us to
control how well these materials conduct or insulate.
Silicon dioxide has been a great insulator as its bandgap is 8.9 eV versus silicon's
bandgap of 1.12 eV. However silicon dioxide is not a great insulator simply because its
bandgap is roughly eight times more than that of silicon's, but instead because its
bandgap is well-centered around silicon's bandgap. When determining the energy barrier
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between particular materials, one must examine both the valence and conduction band
offsets between the two materials in question. By looking at both bandgap offsets, it is
possible to determine what type of barrier will exist for both electrons and holes. An
accurate idea of a material's ability to conduct or insulate can only be obtained when the
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Figure 2.4: Energy Band Diagram Comparisons ofVarious Dielectrics [12]
From Figure 2.4, it can be seen that silicon dioxide is indeed an excellent insulator
as its bandgap is centered rather equally around that of silicon. When examining the pure
metal oxides of hafnium and zirconium oxide, it is interesting to observe that the barrier
for holes is greater than that for electrons, indicating that both of these materials will
insulate holes better than electrons. Also, it is clear from the figure that the entire
bandgap of both of these materials is significantly lower than that of silicon dioxide.
Unfortunately hafnium and zirconium oxide, like all other high-k materials under
investigation in academia and industry, do not have bandgaps near the 8.9 eV band gap of
silicon dioxide. However, while the having the largest bandgap possible is ideal, it has
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been established in literature that a bandgap of only 4 eV is the minimal requirement for
considering a high-k material for replacing silicon dioxide [13]. While literature states
only a 4 eV bandgap requirement, it does strongly recommend a minimum of 5 eV, a
prerequisite that both hafnium and zirconium oxide meet. It is also important to note that
it is possible to modify the bandgaps of both of these materials by forming hafnium and
zirconium silicates. By doing this the materials become more silicon dioxide like, in that
their bandgaps increase, but their dielectric constant decreases. The use of hafnium and
zirconium silicates will be vital in engineering an alternative gate dielectric that has not
just a higher relative permittivity than silicon dioxide, but also a large enough bandgap to
prevent carrier flow.
2.3.2 Thermodynamic Stability
Using a material with a large dielectric constant as well as a sufficiently large
bandgap will not prove useful unless that material is stable in direct contact with silicon.
Many high-k materials investigated have thermally unstable interfaces with silicon which
result in thin interfacial layers growing between the silicon and the high-k gate dielectric
(Figure 2.5). Typically these thin interfacial layers are made up of silicon dioxide with a
thicknesses as low as five to ten angstroms, and a dielectric constant of 3.9. These
interfacial layers are undesirable as they lower the dielectric constant of the entire stack








Figure 2.5: High-K Gate Stacks Thermodynamically Unstable and Stable on Silicon
With a material that forms an interfacial layer, the oxide capacitance must now be
calculated by accounting for the two dielectrics in series (Eq. 2.7). The equation for the





In the expression, Ci and C2 are the capacitances of each individual dielectric layer.
While this expression only uses two dielectric layers, it is possible to expand this
expression for as many dielectric layers as desired. In fact, many high-k materials under
investigation form interfacial layers after thermal treatment not just between the silicon
and the high-k dielectric, but also between the gate electrode and the high-k dielectric.
Therefore, it is important to examine the thermal stability of the high-k material with
respect to the gate electrode one intends to use with the dielectric. It is also often
suggested that using layered dielectrics may be necessary to meet the requirements of
high relative permittivity, low leakage current density, thermal stability, and reliability in
which case this expression would be needed to determine the capacitance of the entire
gate dielectric stack. From the equation it is clear that the total capacitance of the stack
cannot exceed that of any the individual layers. This shows how vital it is to choose a
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high-k material that is thermally stable in direct contact with not only silicon but also the





In this expression (Eq. 2.8), ktot is the dielectric constant of the entire stack, ttot is the
physical thickness of the entire stack, ti and t2 are the thicknesses of the individual layers,
and ki and k2 are the dielectric constants of the individual layers. Combining this
expression with the equivalent oxide thickness expression, the EOT for the multilayered
stack can be calculated as shown below:





This equation (Eq. 2.9) provides a quick and easy way of determining the equivalent
oxide thickness for a gate dielectric stack made up ofmore than one layer. Additionally,
this equation along with the previous used to calculate the dielectric constant of the total
stack, may be easily extended for more than two layers.
These thin interfacial layers are grown during high temperature annealing steps in
a typical CMOS process flow. In most CMOS process flows, after the gate dielectric is
grown or deposited there are various ion implantation steps in which dopants are
introduced into the silicon substrate. When these substitutional dopant ions are
introduced into the silicon lattice, they do not participate in conduction of carriers until
they are activated [14]. Activation is done in modern day processes via a process known
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as rapid thermal processing. The wafers are placed in a furnace that can reach extreme
temperatures (1000 C or higher) in a matter of seconds. The wafers are held at that
particular temperature for 30-60 seconds and then are cooled rapidly. The entire process
typically lasts only a few minutes, however this is more than enough time for a low-k
interfacial layer to grow at the silicon-gate dielectric interface.
An alternative that may allow for using high-k dielectrics that are not thermally
stable on silicon is the gate replacement process. This process involves using a sacrificial
material such as the traditional poly-silicon and gate oxide stack [15] or possibly a nitride
gate stack [16] at the point in the process flow where the high-k dielectric and gate
electrode would be deposited. This allows for all of the high temperature dopant
activation anneals to take place before the high-k material has been deposited onto the
substrate. After the last anneal is complete, the
"dummy"
gate stack is removed and the
high-k gate dielectric and gate electrode materials are then deposited. It is important to
note that with gate replacement processes there is typically at least one more thermal step
that the wafer will be exposed to known as the sinter. The sinter anneal is usually the last
step in the process flow, cannot be avoided, and is usually only at a temperature of
approximately 450 C. Therefore, as long as the material being examined is thermally
stable in contact with silicon up to 450 C, it may be possible to use the material in
conjunction with a gate replacement process. The disadvantage of using a gate
replacement process is that it adds additional complexity to the process flow and may be
resisted by industry from a volume manufacturing perspective.
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2.3.3 Film Morphology and Reliability
It is well known that silicon dioxide occurs in an amorphous phase; however most
of the high-k materials under investigation become polycrystalline in nature. The
morphology of the film is highly dependent upon the deposition conditions for that
material and other processes the wafer is subjected to, specifically thermal steps. It is not
uncommon for many metal oxides to be deposited in an amorphous (glassy) form, but
later become polycrystalline or crystalline following intense thermal annealing steps.
Polycrystalline dielectrics are made up of grains, which are not desired as these grain
boundaries can serve as paths for large amounts of leakage current. In addition to the
possibility of leakage current, the grain boundaries also provide a path for dopant
diffusion from the gate electrode into the underlying silicon channel. The dopant
diffusion into the channel of the transistor would cause an unwanted threshold voltage
shift in the electrical characteristics of that transistor. It has been suggested that the
grains in polycrystalline gate dielectrics may contribute to long-term reliability issues;
however while there is no specific data to support this theory, it is under investigation.
Pure Hf02 and Zr02 are polycrystalline for most deposition techniques, with the noted
exception of sol-gel, however it has been shown that it is possible form amorphous
dielectrics that are thermally stable in contact with silicon up to 1050C when the




In the semiconductor industry, there is a multitude of different methods employed
to deposit thin films of material onto silicon wafers. These different methods are
typically divided up into the categories of physical vapor deposition (PVD), chemical
vapor deposition (CVD), epitaxy, and spin-on coatings. Each deposition technique has
advantages and disadvantages based upon the type ofmaterial being deposited.
2.4.1 Sputtering
Sputtering, like many other deposition processes, takes place under vacuum and is
a type of physical vapor deposition process. The process involves bombarding a target
with high energy ions. In conventional sputtering systems, these ions are formed from
argon gas. The target in the system is a solid disc which serves as the source of the
deposition material. The target is electrically grounded while argon gas in introduced




Figure 2.6: Physics of Sputtering [14]
These positively charged atoms are then attracted to the grounded target which causes
them to accelerate towards it. As they accelerate towards the target, they continue to pick
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up momentum until they finally smash into the target. When the atoms hit the target,
momentum transfer takes place causing atoms of the target material to be displaced into
the chamber. The displaced target atoms disperse throughout the entire chamber with
some depositing onto the wafers in the chamber. Film characteristics can be easily
controlled in a sputtering process by adjusting the deposition parameters such as process
pressure, power, and temperature of substrate [7], [17].
2.4.1.1 RF Sputtering
Radio-frequency (RE) sputtering is a type of sputtering that was created to allow
for the deposition of insulating films. It is widely understood that it is not possible to
sputter these types of films in a typical DC sputtering system. The RF frequencies used
in RF sputtering tools range from 5 to 30 MHz, however most systems use 13.56 MHz
since this frequency has been set aside by the FCC for plasma processing. RF sputtering
is possible because the target ends up biasing itself to a negative potential. This negative
biasing occurs because electrons are much more mobile than ions and do not have
difficulty in matching the periodic change in the electric field created from an RF system
[18]. When this occurs, the target behaves similar to a target in a DC system in that
positive ions are attracted and accelerated towards it, causing the same momentum






















Figure 2.7: Electrical Schematics ofDC and RF Sputtering Systems [17]
2.4.1.2 Reactive Sputtering
Reactive sputtering involves introducing reactive gases such as nitrogen or
oxygen along with argon gas into the sputtering system. This method allows compound
films to be deposited via sputtering while being able to use higher purity metal targets
and serves as a reasonable alterative to using a compound material target. This is
advantageous from a cost perspective as well as from a purity of material perspective.
Typically compound targets are produced by isostatic pressing of powders and cannot
obtain purity values as high as that ofmetals. In addition, compound targets are typically
much more expensive than their pure metal counterparts so it is typically cheaper to
perform reactive sputtering than to order the desired compound target. The largest
advantage of reactive sputtering is the additional process parameters that one can control
during deposition. For example, the ratio of the reactive gas with the argon gas can be
adjusted to affect which compounds form during the deposition. In depositing dielectrics,
it is highly desired that the final deposited film be amorphous in phase. By properly
controlling the gas ratios, it is possible to allow for enough different compounds to be
created, resulting in an amorphous deposited dielectric.
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2.4.1.3 Co-sputtering
Co-sputtering is another variation of sputtering that is very similar to reactive
sputtering in that materials react in the chamber creating various compounds that are then
deposited onto the substrates. In a co-sputtering setup the available power is split
between two or more targets while some the argon atoms bombard each of the targets,
knocking off atoms from all of the targets into the chamber. These atoms then react in
the chamber with one another and form different compounds based upon the ratio of
material atoms available. Co-sputtering is a very flexible process for the same reasons
that reactive sputtering is since it allows one to control which compounds are formed and
deposited based upon the ratio ofpower split among the different targets in the sputtering
system.
2.4.2 Atomic Layer Deposition
Atomic layer deposition (ALD), also often referred to as atomic layer epitaxy
(ALE), is a deposition technique that is made up of a series of self-limiting reactions. A
deposition process for ALD involves a sequence of self-limiting process steps. In each
half reaction, a gas precursor reacts with a surface group forming a volatile product
(Figure 2.8). The reaction continues until all of the surface groups are reacted and
replaced with a second chemical group. Because the reactions are self-limiting, it is not
possible to grow more than one mono-layer in each half reaction. Therefore, films are
repeating this single layer deposition process over and over until the desired thickness is
reached. Each reaction sequence is composed of four gas-surface interactions: adsorption
of the precursor molecules onto the substrate, surface reaction, desorption of the adsorbed
molecules, and desorption of the gaseous reaction products or by-products. Typically
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ALD is a single wafer process which is part of the reason that it can obtain such precise
film thicknesses. Traditionally, ALD is a low temperature process which helps prevent
an interfacial layer from growing between the silicon substrate and the film being
deposited.






















Figure 2.8: ALD Process for Alternating ML, and H20 |9)
Atomic layer deposition is well known for depositing extremely conformal and
smooth films, and is also capable of depositing binary and mixed metal oxides which
allows for silicates to be engineered for high-k dielectrics. ALD of high-k films is very
beneficial due to its exact control of film thickness, great uniformity over large areas, and
excellent reproducibility. Due to ALD's fairly low deposition temperatures, interfacial
layers are extremely thin if they exist at all. It is quite common to obtain dielectric
constants greater than 20 for ALD processes, along with low interface state densities,
small hysteresis, and low leakage current density.
2.4.3 Plasma Enhanced Atomic Layer Deposition
Plasma enhanced atomic layer deposition (PEALD) is a chemical reaction
sequence where the deposition of a precursor is self-limiting followed by a surface
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activation step with ions produced from a plasma. In the first step of the reaction a gas
precursor reacts with the surface and proceeds until the entire surface has been reacted
and replaced. In the second step of the reaction, free radicals and ions from the plasma
remove the surface ligands by forming volatile species, leaving behind the desired
surface layer. PEALD has been used in the past for depositing refractory metals and
metal nitride films for the purpose of diffusion barriers, seed layers, and adhesion layers.
PEALD requires a high vacuum base pressure of
IO"7
Torr where ALD does not have
such a requirement. PEALD processes are generally performed at lower temperatures
than regular ALD, yet PEALD usually has a higher deposition rate than ALD due to the
added energy from the plasma. The ion and radical enhanced deposition allow the
reactions to occur close to room temperature.
High-k films deposited via PEALD are usually stoichiometric with very little
carbon incorporated into them, but are polycrystalline most of the time. The dielectrics
have low amounts of leakage current and low interface state densities. However, the
interfacial layer in PEALD is thicker than that in ALD due to the oxygen radical more
easily oxidizing the underlying silicon. From this thicker interfacial layer, the overall
dielectric constant of the deposited film is smaller than ALD, approximately 12.
2.4.4 Chemical Vapor Deposition
Low pressure chemical vapor deposition (LPCVD) processes have been widely
used for deposition of thin films in the semiconductor industry, most commonly for the
deposition of silicon-nitride and poly-silicon. The major steps in a chemical vapor
deposition (CVD) process are the introduction of the precursor into the reaction chamber,
gas phase collisions between precursor molecules, transport ofprecursors to the substrate,
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adsorption of the precursors onto the substrate, migration of adatoms and film-forming
chemical reactions on the substrate, desorption of the adsorbed molecules, surface
nucleation, and desorption of the gaseous by-products of the reaction. CVD reactions are
thermally activated, and therefore deposition rates increase with temperature until the
reaction is limited by the flow of the gases in the chamber. When depositing high-k
dielectrics via CVD, the metal precursors are presented to a heated surface which causes
their decomposition and the deposition of the high-k dielectric. Typically, the same gas
precursors used in ALD processes can also be used in CVD processes. The notable
exception to this is the use of metal halides because of their high decomposition
temperatures. CVD is usually a batch process in which a boat of 25 or 50 wafers are
processed in a furnace tube simultaneously. In CVD, the geometry of the reactor along
with temperature and flow gradients drastically affects the deposition rate as well as the
composition of the deposited film.
High-k films deposited via CVD typically have carbon impurities incorporated
into the films, and the films are typically polycrystalline. It is also very common to have
fairly large interfacial layers when high-k films are deposited via CVD directly onto
silicon due to the temperature of the deposition. These interfacial layers are usually
l-2nm thick, and have a dielectric constant of 5-6. Overall, CVD high-k films show
relatively high dielectric constants of greater than 17, have very low interface state
densities, low leakage current density, and small hysteresis.
2.4.5 Plasma Enhanced Chemical Vapor Deposition
In plasma enhanced chemical vapor deposition (PECVD), the metal precursors
and the oxidant are dissociated and ionized in gas phase. Key to this reaction is finding
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metal oxide precursors that deposit on to the surface of the substrates to form high-k
metal oxides. PECVD results in a higher deposition rate from the breakdown of the gas
phase precursors. It is also possible to control the film composition and morphology by
introducing precursors in the plasma or down-stream of the plasma. PECVD is a single
wafer deposition process, but its deposition rate is higher than that of CVD or ALD due
to the faster breakdown of the precursors from the use of plasma.
High-k films deposited via plasma enhanced chemical vapor deposition vary a lot
with the process setup of the deposition. Parameters such as gas flows and plasma
densities play a large role in determining the thickness of the interfacial layer, electrical
properties, and the morphology of the material. It is common to have films with low
leakage current densities, low interface state densities, and a dielectric constant greater
than 15 when using PECVD processes. PECVD is capable of creating films 2-3 nm
thick; however the interfacial layers are thicker than those in ALD due to the oxygen
radical oxidizing the underlying silicon.
2.4.6 Sol-gel
Sol-gel processing is a wet chemical process for depositing films. It involves a
colloidal suspension of particles formed through hydrolysis and condensation of the
precursors using catalysts. The particles are suspended a solvent, and when the solvent is
removed the wet gel becomes a xerogel or an aerogel based upon the drying technique.
Xerogels are created through ambient pressure drying while aerogels are created by
supercritical drying. The substrates are coated by dipping, spinning, or spray-coating.
Sol-gel has many processing advantages such as no vacuum systems or chemical delivery
systems are needed, as well as it is very inexpensive and the process is low temperature.
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High-k dielectrics deposited via sol-gel are usually not stoichiometric, and have a
tendency to crystallize between 400 C and 500 C.
2.4.7 Comparison ofDeposition Techniques
There are several distinct advantages to using a sputtering PVD process to
investigate high-k dielectrics versus some of the alternative methods of deposition. Table
1 outlines the differences in the films resulting from the various deposition techniques,
while Table 2 compares the processing conditions for the different techniques.
Sputtering is advantageous in that it occurs at a fairly low temperature compared with the
other techniques.
Table 2-1 : Electrical Performance ofHigh-K Films based upon DepositionMethod [91
Deposition High-k k











>20 0-1 1-3 0.4-1 0.1-1 8-10 270-320
CVD Zr02
HfD2
>17 1-2 1-2 10 0.1-10 10 180-380
PEALD Zr02 >12 2-3 3-4 2-50 0.0.3-0.4




>20 0-1 1-2 1-5 2-4 10 230-380
Because of the low deposition temperature, it is less likely that an interfacial silicon
dioxide layer will form between the silicon substrate and the dielectric. Sputtering has an
interfacial layer thickness between zero and one nanometer while other deposition
techniques such as PEALD or CVD have interfacial layers between one and three
nanometers. Sputtering also results in films with relatively low interface trap densities,
although not as low as ALD, but fairly high leakage current. Dielectric constants over
twenty can be achieved with sputtering, but not with some of the other deposition
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techniques. Overall, sputtering is a very quick and cheap method of depositing high-k
dielectric films. Sputtering allows for quick depositions which can be used to help
engineer a next generation high-k dielectric.
Table 2-2: Operating Conditions for High-K Film Deposition Processes [9]
Deposition Technique Pressure Temperature Deposition Rate #Wafers
(Torr) (C) Processed
ALD 10-4-2 100-400 0.5-3 A/cycle 1-5
CVD 0.3-8 275-800 70-500 A/min 25
PEALD 0.03-0.1 50-200 1-3 A/cycle 1
PECVD 0.1-2 25-150 10-100 A/min 1
PVD 0.01-0.04 25-450 50-250 A/min 1-5
Sol-gel 760 300-400 100-1000 A/min 1
2.5 Analysis Techniques
A variety of analysis techniques will be employed in order to characterize the
deposited dielectrics. These techniques will provide electrical, compositional, optical,
and film morphology information about the dielectric film which will be crucial for
understanding how the deposition, nitrogen incorporation, and annealing processes affect
the final film properties.
2.5.1 Electrical Analysis
2.5.1.1 Surface Charge Analysis
A surface charge analyzer (SCA) is able to characterize the electrical properties of
the dielectric and the underlying silicon substrate without having to deposit a metal
electrode on top of the dielectric. Instead the SCA uses a transparent electrode separated
from the sample by a Mylar spacer (Figure 2.9). This electrode is used to apply a bias as
well as for capacitive pickup of the AC surface current [19]. The SCA determines
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electrical properties of the silicon and insulator system by measuring changes in the


















Figure 2.9: Block Diagram of an SCA System [19]
It can measure the depletion width by monitoring the changes in the AC surface current
as the sample is illuminated. The surface charge analyzer can determine the type of
dopant and concentration of dopant at the surface of the silicon (Nsc), the charge in the
oxide (Qox), and the distribution and value (Djt) of the interface trap density. The SCA
provides curves that look very similar to capacitance-voltage (C-V) plots; however it is
important to note that the SCA is not capable ofmeasuring capacitance, but instead only
measure the depletion width of the semiconductor. This means that the SCA may
provide useful data with regards to interface trap densities and oxide charge, but cannot
be used to measure the dielectric constant of the insulator.
2.5.1.2 Capacitance-Voltage Analysis
Capacitance-voltage (C-V) analysis is another form of electrical analysis, similar
to SCA that yields a wealth of information about the silicon-insulator system under
investigation. C-V analysis is the standard method of analysis used to determine the
relative permittivity of dielectric materials. C-V analysis is performed on metal-oxide-
semiconductor (MOS) capacitors. These structures are fabricated by depositing the
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dielectric onto a clean silicon substrate, followed by a metal deposition, typically
aluminum. The metal is then patterned with standard lithographic techniques, and the
metal is then removed resulting in various size parallel plate capacitors. The MOS
capacitors are then characterized by sweeping a voltage across them while measuring the
resulting capacitance (Figure 2.10).
; , Capacitance (high freq)
accumulation
Cox
~VT ~V,t vfb Applied gate voltage
without interface states, with fixed charge
with interface states and fixed charge
*
without interface states or fixed charge
Figure 2.10: Example High-Frequency C-V Plot
The type of dopant (p or n) in the starting silicon substrate will determine whether the
capacitance increases with increasing voltage or vice versa. The major factors that affect
the C-V characteristic are interface charge and fixed charge. While fixed charge
generally provides a simple lateral shift to the characteristic, interface charge will distort
the characteristic, stretching it out or pushing it in. Interface charge can also provide a
lateral shift to the characteristic. It is desirable to minimize the interface trap charge as
doing so will result in a much steeper C-V characteristic. The characteristic can be
divided up into subsections displaying the various modes of operation of the MOS
device. The modes of operation are accumulation, depletion, and inversion. For
accumulation to occur, the charge, or potential, applied to the gate must be the opposite
of the type ofmajority carriers in the substrate. For example, a negative potential in a p-
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type substrate and a positive potential for an n-type substrate would be necessary to cause
accumulation. This opposite charge in the metal attracts, or accumulates, more majority
carriers towards the surface of the silicon due to its opposite nature. Depletion is the
exact opposite of accumulation. For depletion to occur, the potential needs to be the
same as the type of majority carriers in the substrate (negative in n-type silicon and
positive in p-type silicon). This same charge potential will repel or push away majority
carriers, depleting them from the surface of the silicon. Inversion is just an extreme of
depletion. In inversion, the potential on the metal is so high that so many majority
carriers are depleted from the channel that the silicon actually changes types, or inverts.
Using the maximum capacitance, Cox, and the equation for capacitance (Equation 2) it is
possible to determine the relative permittivity of the dielectric under investigation if both
the area of the capacitor being measured and the physical thickness of the dielectric are
known.
2.5.1.3 Current-Voltage Analysis
Current-voltage analysis (I-V) is used to determine the breakdown strength and
the leakage current density in a dielectric. To measure the breakdown strength of the
material, an resistor-capacitor (RC) circuit needs to be used. The probe connected to the
gate electrode of the capacitors is put in series with a reasonably sized (ex: 10Ml)
resistor. The purpose for this is to allow for the extraction of the actual voltage dropped
across the oxide. The test is done by sweeping the voltage from 0 V through a rather
high-voltage (20 V), based upon the hypothesized breakdown voltage of the material.
While sweeping across this voltage range, the current is measured and plotted. The point
of breakdown is determined to be where there is an abrupt change in the I-V
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characteristic. For a typical oxide, the current will be in the range of pAs up until the
breakdown point, then a large discontinuity will occur in the plot, followed by a linear
region whose slope will correspond to the value of the resistor used in the RC circuit.
The linear portion of the curve is then extrapolated out further to determine where it
crosses the voltage axis (x-axis). This voltage is the amount of voltage dropped across
the substrate or the testing apparatus. The substrate voltage drop is then subtracted from
the voltage at the breakdown point to provide the voltage dropped across the oxide, or the
true breakdown voltage. Finally, if the thickness of the oxide is known, the breakdown
strength can be calculated in terms of an electric field instead of as a voltage. High
quality thermal oxides typically have breakdown field strengths of between 8 and
lOMV/cm.
Leakage current density is measured in a very similar manor to breakdown
strength, except for the resistor in series with the capacitor is not necessary. A voltage
range for sweeping is chosen based upon the breakdown strength of the material.
Obviously, it would not be desirable to sweep the voltage in this test past the point of
breakdown, as the current measured in these extreme voltages would not be meaningful
data. It is important to note that sweeping from -5 to 5 V may not produce the same
results as sweeping from 0 to -5 V and then from 0 to 5 V. The difference is the possible
from the material is breaking down if the voltage is being swept out too far or from
hysteresis in the material. A good rule of thumb for I-V testing is to always perform
separate sweeps on separate capacitors for the positive leakage current density, negative
leakage current density and breakdown strength tests. However, if its not possible to use
different capacitors, it is important that the leakage current density tests are performed
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first, that each test begins its sweep at 0 V, and that the voltage ranges on the leakage
tests are well below the breakdown voltages of the material.
2.5.2 Structural Analysis
Structural analysis techniques such as Rutherford backscattering and atomic force
microscopy will provide information that will help determine the thickness and roughness
of the layers in the material being investigated. None of these techniques require any
extensive wafer preparation, as all of these techniques can be performed on blanket films.
These analysis techniques make it possible to determine the thickness, density, and
roughness of the films, all ofwhich are important when examining a new material.
2.5.2.1 Rutherford Backscattering
Rutherford backscattering (RBS) is an analysis technique based on bombarding a
sample with very energetic ions and measuring the energy of the backscattered ions
(Figure 2.1 1). It is a quantitative analysis technique for determining composition of thin
films or layered films, but it cannot determine any bonding information. RBS is












Figure 2.11: Simplified RBS Setup and Spectrum for a Gold Film on Silicon
32
RBS produces a spectrum which plots counts versus energy. The heights of the peaks are
proportional to the elemental concentration, and the width of the peaks can be used to
determine thickness of a given layer if the density of the material is known. RBS can
therefore be used to perform depth profiling of the composition of a sample. RBS was
used in this study to look at the peaks of hafnium metal and silicon. Unfortunately, the
type of RBS used for the analysis of this work was not adequately sensitive to oxygen.
Instead, the shape and width of the hafnium peak was taken into consideration, and
determinations were made as to how much and at what depths the hafnium or silicon
reacted with each other or with other elements in the sample. Also, RUMP simulations
can be fitted to the experimental RBS data resulting in a concentration of atoms within a
given layer. If the thickness of the layer is known as well as its composition, calculations
can be done to determine the density of the material under investigation. This technique
will be used as a secondary verification that the material being deposited in this study is
truly hafnium oxide.
2.5.2.2 Atomic ForceMicroscopy
Atomic force microscopy (AFM) can create a three-dimensional image of the
surface of a sample. This type of measurement can be useful in determining the
roughness of the material in question. The primary mechanism behind AFM is a
cantilever with a very sharp tip at the end of it referred to as a probe. When this probe is
brought near a surface, the Van der Waals forces between the tip and the material under
investigation cause the cantilever to deflect. The deflection is then measured by a laser












Figure 2.12: Simplified Diagram of an AFM
As the tip is moved across the surface of the sample, feedback electronics allow the tip to
remain a constant distance away from the sample at all times. This prevents the
extremely fragile AFM tip from being driven into the surface of the material being
examined, resulting in a broken tip. The main numerical measurement gained from AFM
is known as the RMS surface roughness. This value is simply a root-mean-square
roughness calculated from the AFM scan.
1 0 pm/dtv
Figure 2.13: Sample Scan from an AFM
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Limited AFM analysis was included in this work only as a verification of the baseline
hafnium oxide processes created here at RIT. From a thin film's perspective, it is
important that the film be very smooth and uniform. If there was a lot of surface
roughness, then the actual thickness of the film would vary across the sample. It is
important to understand if the film is smooth, especially when attempting to engineer
deposited dielectrics with thicknesses of only a few nanometers.
2.5.3 Optical Analysis
Optical analysis techniques such as ellipsometry and transmission electron
microscopy are used to determine the thicknesses and refractive indexes of the deposited
layers as well as of interfacial layers.
2.5.3.1 Ellipsometry
Ellipsometry measures the change in the polarization of light that is reflected off
of the sample. The measured values are represented as A and VF. These values are related





From the equation, it can be seen that phase information plays an important role in the
determination of the ratio ofRp to Rs. Ellipsometry measurements themselves are already
very accurate and reproducible, but since s and p polarized light will reflect differently
based upon the angle of incidence, ellipsometry measurements can be made even more
accurate if different angles of incidence are used. Ellipsometry allows the film's
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thickness to be measured along with the complex refractive index of the material. Using
variable angles and multiple wavelengths can allow very complicated films such as
graded films or layered films to be analyzed, such as a high-k dielectric with an
interfacial silicon dioxide layer.
2.5.3.2 Transmission Electron Microscopy
Transmission electron microscopy (TEM) is an imaging technique that extends
way beyond the resolution of typical optical spectroscopy. TEM is able to resolve
images down in the sub-nanometer regime, which puts its resolution in the range of the
radius ofmany of the atoms typically investigated. This level of imaging is possible due
to the fact that electrons are used instead of the standard visible light used in traditional
microscopes, because the wavelengths of electrons are tremendously smaller than those
of visible light. The down side to TEM is the very tedious, expensive, and slow sample
preparation that must take place prior to the actual TEM scan. TEM is able to image by
actually detecting the electrons that are transmitted through the sample. To allow the
electrons to transmit through the material, the sample itself is usually only between 0.5 to
2.0 pm thick. This type of preparation is very costly and requires many hours to
complete. Focused ion beam (FIB) is the typical method for TEM sample preparation,
and an example of the sample preparation is shown in Figure 2.14.
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Figure 2.14: Example of TEM Sample Preparation [20]
Due to TEM's use of extremely high magnifications, TEM is excellent at imaging
extremely thin films, specifically gate dielectrics. With the shift to high-k materials, it is
becoming even more important to be able to image cross-sections of thin films as TEM
makes it possible to see the interfacial layers between the silicon substrate and the
deposited high-k material. In this particular study, only limited TEM was done due to
financial restraints. The goal ofTEM in this work was to serve as either a verification or
rebuttal to the thickness measurements collected from ellipsometry, as well as to provide
a means of measuring the thickness of any interfacial layers. It is important that these
thickness values be accurate as they will later influence the calculation of other responses
such as the relative permittivity of the material and the breakdown field strength. An




ofHafnium Oxide Thin Films
When working with a new material, it is important to first develop a baseline
deposition process. Throughout the development process, basic parameters of the
material such as the dielectric constant and density of the material should be measured
and compared to known values in order to verify the deposition of hafnium oxide. Once
these properties have been confirmed, then attempts can be begin to be made to improve
the performance of the material. This chapter focuses upon the initial process
development and characterization ofhafnium oxide depositions at RIT.
3.1 Hafnium Oxide Reactive Sputtering Process
A reactive sputtering process using the Perkin Elmer sputtering tool at RIT was
created to deposit hafnium oxide from an
8"
hafnium target. The starting substrates used
in this investigation were all
4"
n-type substrates with starting resistivities of
approximately 1 0 ohm-cm. The thickness of the deposited films was approximately
150 A. Some preliminary
capacitance-voltage measurements were made in a first
attempt to characterize the material. The films were deposited at a power of 500W, a
deposition pressure of 3 1 mTorr, and a gas flow of 30 seem for Ar and 3 seem for 02.
Prior to the high-k deposition, the wafers were subjected to a standard RCA clean. A pre-
sputter was performed for approximately four minutes, followed by the actual deposition
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for fifteen minutes. An ellipsometer was used to measure the physical thickness of the
deposited dielectric, and was found to be approximately 150 A. A series of three anneals
were performed at different times and temperatures in a rapid thermal processor (RTP):
600 C for five minutes, 750C for three minutes, and 900 C for one minute.
Aluminum was evaporated onto the wafers after each anneal, which was then patterned to
form capacitors. Finally, the electrical properties of the dielectrics on each sample were
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Figure 3.1: Preliminary C-V Data for 150A Hf02 Films
From the C-V data in Figure 3.1, the extracted dielectric constant of the three different
samples ranged between 6.75 and 7.57. The relative permittivity of the materials was
low when compared to the literature values of 15 to 25 reported for hafnium oxides.
Therefore, it is assumed that a rather thick (-50 A) interfacial layer was formed between
the hafnium oxide and the silicon substrate. Assuming there is an interfacial layer and
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knowing that such a layer would result in two capacitors in series, it is possible to back
out the dielectric constant of only the hafnium oxide layer. A model has been created in
order to display the dielectric constant of the high-k layer as a function of the thickness of
the interfacial layer. For this model, it is assumed that the interfacial layer is silicon
dioxide with a dielectric constant of 3.9.
Permittivity of Hgh-k Layer
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Figure 3.2: Extracting Permittivity ofHigh-K Layer Assuming Various Interfacial Thicknesses
Using the reported relative permittivity values for hafnium oxides of between 15
and 25, it can be inferred that a 53.1 1 A to 65.55 A thick silicon dioxide interfacial layer
is being formed between the silicon substrate and the hafnium oxide. While the thickness
of the interfacial layer seems large, when one considers that a typical native oxide is on
the order of 30 A, it is not unreasonable that an additional 20 A to 30 A could potentially
be growing during the RTP anneal following deposition. However, it is important to note
that without additional experimentation, it cannot be concluded to any certainty that such
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a large interfacial layer exists. It is possible that the deposition parameters used are not
yielding a hafnium oxide film with the reported dielectric between 15 and 25.
In order to continue this investigation, the properties ofbulk hafnium oxide had to
be verified. This was done by two different methods. First, capacitors with larger
dielectric thicknesses (500 to 1000 A) were fabricated and tested. The thought was that
at such a large total film thickness, the effect of a 50 A interfacial layer would almost be
negligible, meaning that the electrical properties being measured would be almost
exclusively those of the hafnium oxide layer.
Relative Permittivity vs. Film Thickness
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Figure 3.3: Relative Permittivity Comparison for Different Thickness Hf02 Films
The results of the thicker hafnium oxide films are shown in Figure 3.3. From the plot, it
can be seen that there is definitely an upward trend with thicker hafnium oxide films
measuring higher dielectric constants. Unfortunately, even at a thickness of over 1000 A,
the dielectric constant is still less than 15. This statement holds true for all types of
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annealing, possibly removing the anneal as a potential reason for the low relative
permittivity.
The second method used was to intentionally grow different known thicknesses of
silicon dioxide prior to the hafnium oxide deposition. After the silicon dioxide thickness
was measured, each wafer then received the same baseline reactive hafnium oxide
deposition. Some wafers were annealed with the standard annealing settings, while some
were purposely not annealed in an effort to avoid the growth of any interfacial layer that
may have been forming during the rapid thermal anneal. Capacitors were then fabricated
and tested on each of the wafers used in this study. The results are plotted in Figure 3.4.
Relative Permittivity vs. Anneal Conditions















Figure 3.4: Extracted Dielectric Constant from Hf02 on Si02 Capacitors
With these structures, the capacitance measured on the C-V test station was actually that
from two capacitors connected in series: one capacitor for the silicon dioxide gate
dielectric and the other from the deposited hafnium oxide. While it was expected that the
samples without an anneal would demonstrate the highest relative permittivity, the data
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suggested that an anneal of 900 C for 60 seconds had a much higher dielectric constant.
It was assumed that not annealing the sample would have helped eliminate the interfacial
layer, if that layer was formed during high temperature processing. Since the highest
dielectric constant was achieved using the 900 C anneal, the hafnium oxide may need a
certain thermal treatment for it to reach its reported electrical properties. This constant of
2 1 was considered to be close to the reported value of 25 to consider the hafnium oxide
deposition a success and to be verified. It may also be important to note that a few weeks
following this experiment, it was learned that while only the hafnium target was selected
during deposition, the PE2400 sputtering tool was actually applying a small amount of
power to the silicon target simultaneously. Hence it is quite probable that the lower
dielectric constants extracted from the Si02/Hf02 capacitors may have been due to the
sputtering of a hafnium silicate instead of a pure hafnium oxide.
3.2 Suppression of Interfacial Layer
Once the dielectric constant of the bulk hafnium oxide had been verified, work
began on suppressing the interfacial layer that was forming between the silicon and
hafnium based oxide. Many different techniques were attempted in hopes of finding a
way to eliminate or minimize the interfacial oxide, therefore increasing the dielectric
constant. One such method was the incorporation of nitrogen into the material whether it
be via reactive sputtering or via ion implantation. Some wafers were implanted with a
specific dose of nitrogen prior to deposition. This technique had been previously shown
to reduce the oxidation rate of silicon [6]. Another strategy was to add nitrogen to the
sputtering ambient during the reactive sputtering deposition. However, the exact impact
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the process changes had on the electrical properties of the films was unknown, however
many of these combinations were investigated in Chapter 4.
3.3 Predeposition Cleaning Techniques
Prior to all depositions, the wafers received a RCA clean. This clean consists of
two baths, SCI and SC2, as well as a dilute hydrofluoric acid dip. The SCI bath is used
to remove organics on the wafers, the SC2 is used to remove any metals, and the HF dip
removes any chemical oxide grown on the bare silicon wafers due to the chemistries used
in the SCI and SC2 bathes. All wafers received another HF dip immediately before
deposition in the sputtering system. After the one minute etch in the hydrofluoric acid,
the wafers were rinsed for one minute, followed by a five minute automated dry. Upon
removing the wafers from the spin-rinse-dryer, they were put quickly into the PE2400
sputtering tool and the system was pumped down under vacuum. All in all, the time from
when the wafer left the acid to the time the sputterer was under vacuum was only
approximately seven minutes, not enough time for a native oxide to return.
3.4 Alternative Processes to Standard Reactive Sputtering
It has been shown by the work of others [21] that very thick interfacial layers can
form during reactive sputtering of hafnium oxide. In fact, these layers can be larger than
30 A. The problem is that during the reactive sputtering process, oxygen radicals can
gather enough energy to penetrate the film as its depositing and actually react with the
surface of the silicon substrate forming a silicon dioxide interfacial layer. Therefore,
other processes for hafnium oxide sputtering were considered.
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One technique referred to as the oxidation of metal process involves sputtering a
thin pure hafnium metal layer directly onto the silicon substrate. This thin layer, typically
between 30 and 100 A is then oxidized at a later step in the process, not during the
deposition. The important point is that if only hafnium metal needs to be deposited,
oxygen does not need to be used during the deposition, only argon. Typically the
oxidation of the metal is done during the anneal. While some suggest annealing in a pure
oxygen environment to fully oxidize the hafnium metal, others recommend using just
nitrogen as an assumption is made that there is enough oxygen in the atmosphere to allow
for the reaction. Flowing oxygen during a high temperature anneal could be risky
because if the anneal goes for too long, it would be possible to further increase the
thickness of the interfacial layer.
The other technique involves reactively sputtering hafnium oxide with a thin
barrier layer on the silicon surface and will be referred to as a hybrid process from this
point forward as it combines parts of both the metal oxidation process and the standard
reactive sputtering process. This method requires a fairly thick (>50 A) barrier layer of
pure hafnium metal to be sputtered first, followed by about the same thickness of
hafnium oxide. The study previously referenced above performed various experiments
regarding the barrier layer's thickness
and found that there needed to be a minimum of
50 A of hafnium metal sputtered before the reactive sputter step, otherwise the interfacial
layer would grow rapidly once again during the reactive sputtering deposition. For both
of these techniques, nitrogen incorporation into the barrier layer or the reactively
sputtered layer was utilized in some cases. Only a few limited experiments were
performed regarding this difference, but their details can be found in Chapter 4.
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3.5 Post-Deposition Annealing Conditions
All anneals carried out within this study were performed in an AG610 rapid
thermal annealer. This piece of equipment is capable of reaching temperatures of
1200 C at a maximum rate of 200 C/s. The RTA uses an optical pyrometer to
determine the temperature of the wafer while annealing. This pyrometer was calibrated
prior to using the RTA by utilizing a wafer that had a thermocouple directly attached to
it. In terms of the anneal ambient, the rapid thermal annealer had nitrogen, oxygen, and
forming gas (N2 95%, H2 5%) available in it. Most of the studies involved annealing in
nitrogen, but later investigations tested the affect of annealing in other gases, which will
be seen in the next chapter.
3.6 Gate Electrode Deposition Processes
After the films were deposited and annealed, a material had to be chosen for the
gate electrode of the capacitors being fabricated. All of the experiments began with
evaporated aluminum, but eventually switched to sputtered molybdenum. Evaporating
your gate material when studying capacitors is always desired as the wafers are not
subjected to any additional plasma damage with thermal evaporation. However, it is
widely known that aluminum has a fairly low melting point and could never withstand
the source drain anneal found in a typical CMOS process. Molybdenum, on the other
hand, is a refractory metal and is already a candidate for the return of metal gates in
advanced CMOS devices. For the eventual integration and material demonstration with
the NMOS transistors to be made at RIT, it was desired to begin looking at how the
hafnium oxide behaved with molybdenum gates as well as with aluminum gates. For
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those samples that did utilize molybdenum gates, the molybdenum was typically
sputtered at 500 W for approximately 30 minutes in 15 seem or argon. For many of these
depositions vacuum was never broken between the hafnium oxide deposition and the gate
electrode deposition as the PE2400 sputtering system used at RIT had both hafnium and
molybdenum targets installed at all times.
3.7 Structural and Electrical Data ofHafnium Oxide Films
Transmission electron microscopy and Rutherford backscattering were performed
on six different samples along with atomic force microscopy on two of the six samples
for materials analysis. The TEM was performed with hopes of correlating ellipsometry
measurements and equivalent oxide thicknesses with the physical thickness of the
dielectric and a possible interfacial layer. The TEM analysis used in this study was
performed at Eastman Kodak Company in Rochester, NY. The samples were all
prepared using an FEI FIB 620, and were examined on a Phillips CM20ST 200 kV TEM.
AFM was done to measure the roughness of the films, and RBS was done to determine
composition as a function of depth within the film. A detailed discussion of each sample
will be provided in this section, along with the process parameters used to create each
sample. All samples received the same RCA clean and pre-deposition HF dip to remove
any native oxide prior to the deposition.
The first sample analyzed in this comparison was wafer El, using a reactively
sputtered process. The gas flows used during deposition were 43.2 seem of argon and
3 seem of oxygen, creating a deposition pressure of 2 1 mTorr. The sputtering took place
at 500W for 15 minutes with the wafers constantly rotated at 5 rpm. Molybdenum was
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sputtered immediately following the Hf02 deposition to provide a thick (3000 A) capping





Figure 3.5: TEM Image ofWafer El
From the TEM of this sample (Figure 3.5), it is clear that there is a rather thick (50 A)
interfacial layer present at the silicon surface. The Hf02 thickness was measured to be
approximately 70 A from the TEM. This total thickness of 120 A was almost half of the
2 1 8 A measured using the ellipsometer.
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Figure 3.6: AFM Analysis ofWafer El
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In addition to TEM, AFM analysis was performed on the film to determine the film's
roughness. The actual AFM image along with the statistical analysis is shown in Figure
3.17. The important measurement to take away from the analysis is that the
root-mean-
square (RMS) roughness of the material is only 0.150 nm. This extremely low value
indicates that the film is very smooth, and that there should not be large localized
variation in film thickness. Utilizing the oxide capacitance from the C-V analysis in
Figure 3.7, the EOT of the entire stack was determined to be 85 A, which correlates to a
relative permittivity of only 5.52.
E1: Capacitance vs. Voltage
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Figure 3.7: C-V Analysis ofWafer El
Assuming that the interfacial layer is composed of silicon dioxide, the permittivity of the
hafnium oxide only layer was calculated to be 7.84. The dielectric constant for the
hafnium oxide layer can also be calculated for various interfacial layer dielectric
constants.
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E1: Modeling of Hf02 Relative Permittivity
Interfacial Layer Dielectric Constant
Figure 3.8: Hf02 Relative Permittivity Extraction for Wafer El
These calculations were completed and plotted in Figure 3.8, because the interfacial layer
may not be silicon dioxide. In fact could be a hafnium silicate with a relative permittivity
of approximately 12. The presence of the interfacial layer, even without a post-
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Figure 3.9: RBS Spectrum and overlaid RUMP Simulation forWafer El
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Rutherford backscattering was also performed on wafer El. The RBS system analysis
was performed at the University of Central Florida using a 2.25 MeV
He++
beam. The
surface barrier detector was located at an angle of 165, with the full-width
half-
maximum (FWHM) resolution of 18 keV. The samples were tilted
8
away from normal
for the analysis. While the experimental setup was not very sensitive to oxygen, it was
very capable of detecting hafnium and silicon. For this particular sample, the RUMP
simulation determined the
"thickness"
of the sample to be
542xl015
atoms/cm2. This
atomic concentration can then be converted to a density of the material as calculated
below in Eq. 3.1:
Eq. 3.1
While the reported density of hafnium oxide is 9.68 g/cm3, the value calculated for the
sample here is likely within the range of error in the TEM measurements as well as the
RBS concentration measurement. In addition, it is important to point out that this sample
was not annealed, and therefore the material may not have been in the true stoichiometric
Hf02 phase. RBS of the other samples that were annealed would have to be completed
and analyzed to calculate their densities in order to determine if the density of the
hafnium oxide films is dependent upon an anneal and if so what specific annealing
conditions.
Wafer E3 was prepared identically to wafer El, with the exception of the post-
deposition anneal. This sample was subjected to an anneal at 900 C for 60 seconds in a
nitrogen ambient using a rapid thermal annealer. The TEM image (Figure 3.10) showed
a hafnium oxide layer of 88 A and an interfacial layer thickness of 62 A.
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Silicon
Figure 3.10: TEM Image of E3
The comparison between the ellipsometer and the total physical thickness for this
annealed sample was much closer than the previous example, with the physical thickness
being 150 A and the ellipsometry thickness being 149 A. The capacitance-voltage
measurements on this wafer (Figure 3.11) showed that the oxide accumulation
capacitance to be 855 pF, resulting in an EOT of 81 A.
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Figure 3.11: C-V Analysis ofWafer E3
Using this EOT and the physical thickness from TEM, the calculated dielectric constant
for the entire stack was 7.25. However, if the interfacial layer is assumed to have a
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relative permittivity of 3.9, using the model for this sample in Figure 3.12, the
permittivity ofjust the hafnium oxide layer is actually 18.32.
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Figure 3.12: Hf02 Relative Permittivity Extraction forWafer E3
The data collected from this sample seem to indicate two different phenomena. First, the
ellipsometer is apparently able to measure annealed stacks of hafnium oxide fairly
accurately, but not unannealed stacks. Second, even after accounting for the interfacial
layer and extracting the thickness of just the hafnium oxide layer, the annealed sample
has a much higher dielectric constant than the unannealed sample. This indicates that a
post-deposition anneal is necessary to form the proper phase of hafnium oxide. It should
be noted that even a value of 18 for the relative permittivity is lower than the reported
value of25, and therefore even more annealing may be required.
The next process split investigated the affect of incorporating nitrogen into the





through a 1700 A screening oxide at an energy of 64 keV. The sputtering
deposition used for this sample was the same as the previous two process splits.
Sputtering was done at 500W for 15 minutes in 43.2 seem of argon and 3 seem of
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oxygen at a pressure of 2 1 mTorr. After the deposition, a 5 second anneal took place at
900 C in the RTA in nitrogen. The TEM analysis (Figure 3.13) showed an interfacial






Figure 3.13: TEM Image ofWafer E5
Ellipsometry on the other hand actually showed 1 5 1 A, somewhat thicker than the
170 A total measured from the TEM.
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Figure 3.14: C-V Analysis ofWafer E5
C-V analysis (Figure 3.14) determined that the equivalent oxide thickness was 85 A at a
maximum accumulation oxide capacitance of 811 A on 0.002 cm capacitors.
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Calculating the dielectric constant from the EOT resulted in a relative permittivity of 7.79
for the entire gate stack. Taking into account the interfacial layer, and assuming it to be
silicon dioxide with a dielectric constant of 3.9, the extracted hafnium oxide permittivity
was 24.44 as shown in Figure 3.15.












Interfacial Layer Dielectric Constant
Figure 3.15: Hf02 Relative Permittivity Extraction forWafer E5
This value of 24.44 is much closer to the 25 reported by many others regarding the
dielectric constant of the hafnium oxide. This serves as a good verification of the bulk
hafnium oxide deposition process, but also serves as a warning as to how important it is
to be able to control and reduce the interfacial layer. From this sample, the nitrogen
implant did absolutely nothing to reduce this silicon dioxide interfacial layer from
growing. This finding implies that the layer is not due to lack of native oxide removal
prior to deposition.
The anneal time was then varied using another wafer, E6, to see if anneal time
had any affect on nitrogen implanted wafers. Wafer E6 was prepared the same was as






Figure 3.16: TEM Image ofWafer E6
TEM analysis showed an interfacial layer of 57 A and a hafnium oxide layer of 1 1 1 A for
a total of 168 A. In agreement with these results, the ellipsometer measured a thickness
of 151 A, again showing that for annealed samples ellipsometer measurements can
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JRed 0.946 2.105 1.526 1.522 1.160 0.220^ 0.177 0.004 JM51 2.720
Figure 3.17: AFM Analysis ofWafer Ell
AFM analysis was also performed on this wafer in order to determine the roughness of
the film when using a metal oxidation process. The AFM image itself as well as
statistical analysis is shown in Figure 3.17. The RMS roughness of the film was found to
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be 0.220 nm, which is extremely smooth. Due to this low value, there should not be large
variations in film thickness.
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Figure 3.18: C-V Analysis for Wafer E6
Wafer E6's C-V analysis (Figure 3.18) found that the EOT for the sample was 75 A,
resulting in a relative permittivity of 8.72 for the entire gate dielectric stack. More
encouraging results were found when the hafnium oxide dielectric constant was extracted
using silicon dioxide as the interfacial layer shown in Figure 3.19.
E6: Modeling ofHf02 Relative Permittivity
Interfacial Layer Dielectric Constant
Figure 3.19: Hf02 Relative Permittivity Extraction forWafer E6
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Once again accounting for the two capacitors in series with one another, one made of
silicon dioxide and one made of hafnium oxide, the dielectric constant ofjust the hafnium
oxide layer was found to be 23.90, also very close to the reported literature values. When
comparing this sample to the previous sample only annealed for 5 seconds, the 60 second
anneal showed a reduced interfacial layer (57 A versus 69 A). It is hard to determine if
this difference is significant as it would not be feasible to ascertain more than one TEM
pre sample. However, if the difference is correct, then this would suggest that a longer
anneal may help consume the interfacial layer that appears to be growing during the
deposition process. This is completely contrary to the original thought that the anneal
itselfmay actually be creating the interfacial layer. Also, it needs to be pointed out that
this trend is reversed from what was seen for wafers E 1 and E3 which did not receive the
nitrogen pre-deposition process. Therefore, there the nitrogen implant may in fact be
playing a role in helping to reduce the interfacial layer during annealing. More
experimentation definitely would be needed to investigate this further.
While the first four comparisons (El, E3, E5, and E6) were all based upon
reactive sputtering processes, the next two process splits study the metal oxidation
process. Wafer Ell received the nitrogen pre-deposition implant, and was sputtered at
250W for only 6 minutes in an argon only ambient of 21.6 seem at a pressure of
10 mTorr. The sample was then annealed at 900 C first for 5 seconds in nitrogen, and
then in 10 seconds in oxygen. The TEM results in Figure 3.20 showed the bottom layer
to have a thickness of 5 1 A and the top layer a thickness of around 23 A. The
ellipsometer measured 110 A for the stack compared to the combine TEM thickness of
74 A.
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Figure 3.20: TEM Image ofWafer Ell
In this sample, there does not appear to be a bottom interfacial layer which is very strange
since all other samples processed exhibited this layer thus far. Electrical measurements
in the form of capacitance-voltage analysis (Figure 3.21) displayed an EOT of just 41 A
relating to a total stack permittivity of7.02.













Figure 3.21: C-V Analysis ofWafer Ell
When attempting to model the permittivity
of the individual layers in the sample, the
question then becomes which layer is the interfacial layer and which is the bulk hafnium
oxide? Is there truly a thin hafnium oxide on top
of a fairly average thickness interfacial
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layer, or is there an interfacial layer actually on top of the bulk hafnium oxide and no real
silicon/hafnium oxide interfacial layer. While no previous samples have displayed top
interfacial layers, one should take notice that the metal oxidation process wafers used an
aluminum capping layer while the other four reactively sputtered samples utilized
molybdenum metal. An attempt to model the bottom layer as silicon dioxide and the top
as hafnium oxide resulted in Figure 3.22.
















Interfacial Layer Dielectric Constant
Figure 3.22: Hf02 Relative Permittivity Extraction for Wafer Ell
This sample was unable to determine a dielectric constant for the hafnium oxide
assuming the bottom layer was silicon dioxide, as the data would not allow for such a
possibility. There are two possibilities that may explain the results from the TEM. The
first would be that the interfacial layer is not actually silicon dioxide, and that it may be
some sort of hafnium silicate. If the permittivity of this layer was 5.3, then the thin top
hafnium oxide layer could have a dielectric constant of 25. Unfortunately, if the layer
was hafnium silicate, the dielectric constant should have been closer to 12. The other
possibility may suggest that there is no bottom interfacial layer whatsoever. This implies
that the 51 A measured in the TEM is all hafnium oxide. The top layer could then be an
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interfacial layer between the gate electrode and the bulk hafnium oxide film. Since the
top electrode was aluminum, this layer was most likely aluminum oxide. The second
scenario seems to be more likely as the next sample that was not annealed also showed a
top interfacial layer.
The final sample that TEM analysis was conducted on was wafer E20. For this
sample, the same sputter process was performed as wafer Ell, except there was
absolutely no anneal. The purpose of looking at this sample with TEM was to measure
the thickness of the pure hafnium metal layer deposited. Since there was no anneal, and
no reactive sputter, it was not expected to see any interfacial layer on this sample
whatsoever. Unfortunately, this was not the case as seen in Figure 3.23.
Aluminum
Figure 3.23: TEM Image ofWafer E20
This sample showed an interfacial layer thickness of 3 1 A and a bulk hafnium oxide
thickness of 62 A. Since this sample was thought to be pure hafnium metal, no
ellipsometry measurements were
made to compare to the TEM. Since this layer was not
annealed, the interfacial layermust have been
formed during deposition. However, this is
not immediately obvious since there was no reactive sputtering taking place during
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deposition; only argon was flowed in the chamber during deposition. Where does the
oxygen come from then to form this interfacial layer and how does it get to the silicon
through the hafnium metal that is being deposited? Previous studies in literature [21]
have reported on the presence of oxygen radicals in the sputtering ambient. These
radicals are then driven through the deposited layer, near the beginning of the sputter
process when the film is thin (<50 A), and into the silicon substrate forming a silicon
dioxide interfacial layer. This would suggest that there is some descent amount of
oxygen in the sputtering chamber that is present during the sputtering, even with the
argon only ambient. For reference, the base pressures used for all of these depositions
were below 2E-7 Torr. It is possible that better vacuum systems may be needed to rid the
chamber of excess oxygen, and therefore prevent the interfacial oxide from forming
during the hafnium oxide deposition.
Table 3-1: Summary ofTEM Results with Electrical Correlations
Sample Type Anneal Interfacial (A) EOT (A) r Effective er Hf02
E1 Reactive Hf02 None 50 85 5.52 7.84
E3 Reactive Hf02 60 seconds 62 81 7.25 18.32
E5 Reactive Hf02 5 seconds 69 85 7.79 24.44
E6 Reactive Hf02 60 seconds 57 75 8.72 23.9
E11 Metal Oxidation 1 5 seconds 51 41 7.02 Unknown
E20 Hf Metal None 31 N/A N/A N/A
In summary, TEM was performed on six different samples: four from the reactive
sputtering process and two from the metal oxidation process with the important results
shown in Table 3-1. The reactively sputtered process results showed that the
ellipsometry measurements matched the TEM for samples that were annealed, but not for
the sample that was not annealed. Also, the nitrogen pre-deposition implant did not
affect the interfacial thickness at all. The affect of the anneal appeared to be different for
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the samples with the nitrogen implant and the samples without the nitrogen implant. For
the implanted samples, the anneal appeared to reduce the interfacial layer, but for the
non-implanted samples the anneal increased the thickness of the interfacial layer. The
metal oxidation process samples were much more confusing. It is questionable whether
or not a top interfacial layer of aluminum oxide exists, or if the larger layermeasured was
all some sort of hafnium silicate. Additionally surprising is the presence of an interfacial
layer on the sample where no oxygen was flowed during deposition, and no anneal was
done after the deposition. This may suggest the presence of oxygen in the sputtering
chamber, even when base pressures of 2E-7 Torr were reached prior to deposition.
Finally, the RBS performed on wafer El and the subsequent density calculation agreed
with the reported density ofhafnium oxide, further verifying the deposition process.
3.8 Process Splits
All of the ideas collected from the process development phase of this work were
collected and thought through in hopes of hypothesizing as to which processes would be
sensitive to the various interfacial layer suppression techniques. Other process
parameters not previously mentioned in this section that play
a large role in the final
material properties are anneal time, anneal temperature, anneal ambient, deposition
power, deposition pressure, and gas ratios during the sputtering. While the development
work presented in this chapter primarily focused on increasing the permittivity of the
hafnium oxide, the next chapter will investigate many
of the important electrical






When using a material for gate dielectric applications in a MOSFET device, it is
important to consider many of the electrical parameters of the material. These parameters
such as equivalent oxide thickness, charge levels, leakage current density, and breakdown
strength will affect the final device performance, and therefore must be considered when
integrating a new material into an existing process. This chapter will provide a detailed
statistical analysis of many of these electrical material parameters based upon various
hafnium oxide deposition conditions.
4.1 Analysis Strategy
It was the goal of these very specific comparisons to determine whether or not the
parameters investigated were statically significant using t-tests. For some samples it was
not possible to measure all of the responses, but those that were measurable were
analyzed. For example, if the molybdenum gate electrode was sputtered immediately
following hafnium oxide deposition without breaking vacuum, it would not have been
possible to perform ellipsometry or SCA measurements as they both require direct access
to the hafnium oxide surface. For all of the process splits, capacitance-voltage curves and
leakage current density curves were measured at up to five different locations on the
wafer. These individual sweeps were then averaged together to create one C-V and one
64
leakage current density plot representative of that wafer. In a slightly different manner,
the responses used for statistical analysis were very specific and included thickness and
refractive index by ellipsometry, equivalent oxide thickness (EOT), relative permittivity
(er), total charge density (NSs) via capacitance-voltage analysis, oxide charge density
(Qox) and interface trap charge density (DiT) from surface charge analysis, breakdown
strength, and leakage current density at 1 V. As stated earlier, it was not possible to
measure the thickness of the hafnium oxide films on some of the samples, which in turn
created problems calculating some of the other responses used for the statistical analysis.
If the thickness of the film was not known, it was not possible to report the relative
permittivity of the sample, but it was still possible to report EOT as it could have been
directly calculated using the maximum capacitance from the C-V sweep. In a similar
manner, the breakdown field could not be calculated without the thickness, but instead
the breakdown voltage was able to be reported. Using the measurable responses, it was
determined whether or not the parameter under investigation was statistical significant for
each of the responses. All of the statistical analysis was done using two-tailed t-tests with
an alpha of0.05 and assuming equal variances between the different populations.
A note must be made as to how the analysis was done for the leakage current
density, due to its exponential nature. For every other response, the average, standard
deviation, and the t-test were performed on the raw data of each sample. The first
attempt at analyzing the leakage current density data also followed this strategy, but an
important observation was made regarding averaging values that typically have a range of
an order ofmagnitude or more. This can best be described in an example. Assume that




the other is 1E-8 A/cm2. If these values were averaged traditionally, the higher value
becomes more weighted as the numerical average would be 5E-5 A/cm2. The same
thought process would show how the standard deviation and t-tests are essentially flawed
into always determining that the different processing conditions were insignificant. This
kind of comparison requires that the error to be plotted in terms of decades, not in terms
of a regular standard deviation. The average value for the sampling also needs to be
calculated using a different method. The method used in analyzing leakage current for
this work was to take the logio of each of the raw values of leakage current. The average,
standard deviation, and t-test were then all calculated based upon these values. The
average and standard deviation were the converted back by taking 10 to the power of the
value. Finally, the standard deviation shown in the table was actually converted to
represent the number of decades of error in the data. If the distribution of the data was
tighter, than this type of analysis may not have been necessary for the leakage current
data. Following this example, an average leakage current density of 1E-6
A/cm2
makes
more sense as conceptually it lies in between the two examples points discussed earlier.
However, if left to the regular average and standard deviation methods, it would not have
been possible to plot error bars on the log y-axis leakage plots and the largest value in the
sample would always dominate that average.
4.2 Reactive Sputtering Process Comparisons
Various parameters involved in the reactive sputtering process were varied to
determine their effect on the electrical properties of the material. Parameters investigated
include high temperature post-deposition annealing time, incorporation of nitrogen into
the sputtering ambient, as well as
pre-deposition nitrogen implant into the silicon
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substrate. Forwafer preparation, each sample received a standard RCA clean as well as a
HF wet oxide etch prior to the sputtering deposition. The purpose of the HF dip was to
remove any native oxide that may have grown on the surface of the silicon substrates
after the RCA clean. Immediately following the brief oxide etch, the wafers were rinsed
for one minute in deionized water, and then dried in a spin-rinse-dryer. After being dried,
the samples were then immediately placed into the Perkin Elmer 2400 sputtering system,
at which point the chamber was put under vacuum. The time between the HF dip and
having the wafers under vacuum was less than seven minutes.
4.2.1 Effect ofHigh Temperature Annealing
The effect of a high temperature post-deposition anneal was studied using wafers
B22 and B23. The sputtering chamber was pumped down to a base pressure of
9.0E-7 Torr before deposition. During deposition 43.2 seem of argon and 3.0 seem of
oxygen were flowed into the deposition chamber, resulting in a pressure of 2 1 mTorr.
The sputtering was done at 125 W for 60 minutes while the wafers were rotated at 5 rpm.
After the deposition, wafer B23 was subjected to a 900C anneal in the rapid thermal
annealer for 60 seconds in a nitrogen ambient, while wafer B22 did not receive an anneal.
Both of these wafers were patterned with evaporated aluminum as the gate electrode.
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Table 4-1 : Statistical Analysis of the Effect ofHigh Temperature Annealing


















































For the high temperature anneal comparison, Table 4-1 summarizes the findings
showing the average values for each response, the standard deviation of each, and the
results of the t-tests which determine whether or not the two different processing
conditions are statistically different for each of the measurable responses. Annealing at
900 C for 60 seconds compared with not annealing statistically affects the equivalent
oxide thickness, physical thickness, total charge density, and the relative permittivity of
the material.





Figure 4.1: Thickness and Refractive Index Comparisons for the Effect ofHigh Temperature
Annealing for Reactive Sputtering Processes
From the ellipsometry data in Figure 4.1, it appears that the film loses thickness
after the high-temperature anneal. This would indicate that the hafnium oxide is
densifying during the anneal process, or possibly even changing phases. It is interesting
however that the refractive index did not change very much at all. This is contrary to
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Figure 4.2: C-V Plots for the Effect ofHigh Temperature Annealing for Reactive Sputtering
Processes
While the thickness and refractive remained unchanged between the two
processing conditions, many of the electrical responses were found to be different. It is
interesting to note the unorthodox kink that occurs in the C-V curve (Figure 4.2) of the
annealed sample, but that does not occur in the unannealed sample. This seems to
indicate some acceptor-like states near the silicon-hafnium oxide interface.
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Figure 4.3: EOT and Relative Permittivity Comparisons for the Effect ofHigh Temperature
Annealing for Reactive Sputtering Processes
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The maximum oxide capacitance increased by a large amount which indicated an
increase in the relative permittivity and therefore a decrease in the equivalent oxide
thickness, which both can be observed in Figure 4.3. Conversely, the high temperature
anneal did increase the total oxide charge density as measured by C-V, making the value
even more negative. The differences seen from the total charge density comparison
(Figure 4.4), did not appear to be obvious on the C-V curves. Typically a large
difference in NSs would indicate a horizontal shift in the capacitance-voltage sweep, but
none was seen for these wafers.
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Figure 4.4: NSs Comparison for the Effect ofHigh Temperature Annealing for Reactive Sputtering
Processes
The leakage current comparison (Figure 4.5) indicates that the leakage current
density at 1 V is statistically significant between the two wafers at a 95% confidence,
which agrees with the overlaid leakage plots (Figure 4.6). Utilizing a high temperature
anneal actually allows for more current to flow through the material. This is most likely
due to the hafnium oxide changing from amorphous to poly-crystalline during the 900 C
thermal step. Grain boundaries in poly-crystalline materials can be conducive to
increased leakage current through the film.
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Figure 4.5: Breakdown Field and Leakage Current Density Comparisons for the Effect ofHigh
Temperature Annealing for Reactive Sputtering Processes
The average breakdown field of each sample did not show much difference,
however the variation in the data was quite different. The annealed sample showed a
much larger standard deviation than the unannealed sample. This correlates with the
increase in total oxide charged density, part of which is made up of interface charges. It
is also possible that the anneal induced additional defects which led to premature
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Figure 4.6: Leakage Current Density Plots for the Effect of High Temperature Annealing for
Reactive Sputtering Processes
In summary, the high post-deposition anneal at 900 C for 60 seconds will
significantly decrease both the thickness
and equivalent oxide thickness of the material,
as well as increase the relative permittivity and the total charge density. It is also
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possible that the anneal may cause increased leakage current and breakdown, but the data
for both of these responses did not allow for a straightforward conclusion.
4.2.2 Effect ofAnneal Time
While a high temperature post-deposition anneal was shown to assist with the
electrical properties of the hafnium oxide film, the effect of the time of the anneal was
unknown. This study investigated varying the anneal time from 15 seconds to 30 seconds
using wafers F4 and F5. The base pressure for this deposition was 1.8E-7 Torr while
15 seem of argon and 15 seem of oxygen were flowed during deposition resulting in a
pressure of 14 mTorr. The sputtering was done at 300 W for 60 minutes while the wafers
were rotated at 5 rpm. After the deposition, wafer F4 was subjected to a 15 second
anneal in the RTA at 900 C in nitrogen and wafer F5 received a 30 second anneal at the
same temperature and ambient. Both wafers utilized evaporated aluminum as the gate
electrode for the capacitors. For this comparison a third wafer, F6, was originally
planned on being included with an anneal time of 60 seconds, however process
complications with the lithography and subsequent aluminum etch forced the wafer to be
removed from the study.
Table 4-2: Statistical Analysis of the Effect ofAnneal Time in Reactively Sputtered Films
F4 (15s Anneal) F5 (30s Anneal) Statisical T-Test (a=0.05)
Response Mean a n Mean a n Two-Tailed P Significant?
EOT (A) 115.29 1.42 5 118.26 2.57 5 0.05401 No
Thickness (A) 227.60 9.69 5 227.40 11.67 5 0.97720 No
Refractive Index 1.880 0.016 5 1.889 0.011 5 0.30105 No
Nss (cm-2) -1.65E+12 1.61E+11 5 -1.46E+12 1.66E+11 5 0.11643 No
Qox (cm"2) -3.68E+11 1.44E+11 5 -3.81E+11 1.12E+11 5 0.87749 No
Dit (cm2) 9.48E+11 1.00E+11 5 1.01E+12 1.35E+11 5 0.41229 No
Leakage at 1 V (A/cm2) 3.43E-09 0.03 4 1.79E-09 0.05 5 0.00003 Yes
Breakdown Field (MV/cm) 3.11 0.65 5 2.32 1.57 5 0.33367 No
Relative Permittivity 7.70 0.10 5 7.50 0.16 5 0.04829 Yes
The time of the anneal did not seem to be as significant as the difference between
having an anneal and not having an anneal. According to Table 4-2, the only responses
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determined to be statistically significant were the leakage current and the relative
permittivity. The equivalent oxide thickness would have been considered significantly
different between the short and long anneal had a slightly lower confidence interval been
used, but it was not significant at 95 percent.
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Figure 4.7: C-V Plots for the Effect ofAnneal Time in Reactively Sputtered Films
The 30 second anneal did begin to show the same kink in the C-V curve observed for
wafer B23 shown in the previous comparison. It appears that these acceptor-like states
are forming over time, and that increased time will cause an increased kink in the curve.
The ellipsometry comparison shown in Figure 4.8 showed no noticeable difference
between either the refractive index or the thickness of the two materials.
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Figure 4.8: Thickness and Refractive Index Comparisons for the Effect ofAnneal Time in Reactively
Sputtered Films
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Figure 4.9: Breakdown Field and Leakage Current Density Comparisons for the Effect ofAnneal
Time in Reactively Sputtered Films
Regarding the leakage current at 1 V, while it was determined that there was a
difference between a 15 and 30 second anneal in the direct comparison (Figure 4.9),
further investigation of the complete leakage current plot (Figure 4. 1 0) shows that at
smaller voltages the two samples match well. It only appears that there are differences
between the anneal time when looking at voltages larger than 0.5 V, with the 30 second
anneal sample showing lower leakage current at these voltages. This is somewhat
inconsistent with the last process split comparison as the sample with no anneal
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Figure 4.10: Leakage Current Density Plots for the Effect ofAnneal Time in Reactively Sputtered
Films
However, the leakage current of both samples was extremely small as the actual thickness
of the deposited hafnium oxide was very thick, approximately 225 A. The breakdown
strength appeared to be less for the annealed sample, but due to the amount of variation
within the sample it is difficult to have confidence in the comparison.
Oxide Charge Density (Qq*) Comparison Interface Trap Charge Density (Dt) Comparison
F4 (15s Anneal) DF5 (30s Anneal)
F4 1 15s Anneal) DF5 |30s Anneal)
Figure 4.1 1 : Qox and DIT Comparisons for the Effect of Anneal Time in Reactively Sputtered Films
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Figure 4.12: Nss Comparison for the Effect ofAnneal Time in Reactively Sputtered Films
The average charge densities measured by SCA and C-V (Figure 4. 1 1 and Figure
4.12) all appeared to be slightly lower in magnitude for the longer anneal, but none of
these differences were determined to be statistically significant. Charge levels measured
via surface charge analysis also showed large variation, but the average values between
the splits seemed fairly consistent. While only the relative permittivity was deemed
statistically different between the two anneal times, if a slightly lower confidence level
had been used, the equivalent oxide thickness comparison (Figure 4.13) would have also
been determined to be significant. The EOT for both wafers was found to be in the 115
to 120 A range with a calculated relative permittivity of only 7.5.
Equivalent Oxide Thickness (EOT) Comparison Relative Permittivity Comparison
120
-:..:
BF4 (15s Anneal) OF5 (30s Anneal) BF4 (15s Anneal) OF5 (30s Anneal)
Figure 4.13: EOT and Relative Permittivity Comparisons for the Effect ofAnneal Time in Reactively
Sputtered Films
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Some of the responses measured for the different anneal times contradicted findings
made in the previous comparison as the 1 5 second anneal had a higher maximum
capacitance, relative permittivity, and EOT than the 30 second anneal. In summary, the
only two responses found to be statistically different for the two annealing times were the
leakage current and the dielectric constant of the material.
4.2.3 Effect ofPre-Deposition Nitrogen Implant into Silicon
Previous analysis of the baseline processes has shown that an interfacial layer of
silicon dioxide is present between the silicon substrate and the bulk hafnium oxide film.
Previous studies have also shown that nitrogen incorporation into silicon can reduce the
oxidation rate of the silicon. In this experiment, the goal was to determine whether or not
implanted nitrogen into the silicon substrate would reduce the interfacial layer. Prior to
the hafnium oxide sputtering, wafer E22 had 1700 A of silicon dioxide thermally grown
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Figure 4.14: SRIM Simulation ofNitrogen Implant of 64 keV through 1700 A Si02
E22 then received an implant of
N14
at a dose of 3E14
atoms/cm2
with an energy of
64 keV. This implant was engineered to place the nitrogen peak at the surface of the
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silicon substrate and was verified using the free implant simulation software SRIM
(Figure 4.14). The beam current was approximately 52 uA which required around
82 seconds per wafer. The wafer was then wet etched in hydrofluoric acid along with
F24, which did not receive a nitrogen implant, to remove the 1700 A screening oxide
along with any native oxide on F24. The two wafers were then loaded into the sputtering
system and put under vacuum immediately, reaching a base pressure of 3.3E-7 Torr
before deposition. During deposition, 30 seem of argon along with 10 seem of oxygen
was flowed while the pressure in the sputtering chamber was kept at 1 mTorr. The
deposition took place at a power of 200 W for a time of 45 minutes. After the hafnium
oxide layer was deposited, a molybdenum layer was sputtered as the gate electrode. The
molybdenum was sputtered in the same sputtering system, without breaking vacuum after
the hafnium oxide deposition. For the gate electrode deposition, a pure molybdenum
target was used while 21.6 seem of argon was flowed in the sputtering chamber, and the
deposition pressure was 2 mTorr. The power used was 500 W for a time of 30 minutes.
During both the hafnium oxide and molybdenum sputter depositions the wafers were
rotated constantly at 5 rpm. After the depositions, the molybdenum on both wafers was
patterned to form capacitors, and then they each were annealed. Each sample received a
rapid thermal anneal of 900C for 60 seconds in a forming gas ambient (5% H2, 95%
N2).
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Nss (cm"2) 3.23E+11 8.69E+11 5 2.15E+11 5.31E+11 5 0.81911 No
Qox
(cm"
) 3.93E+11 2.55E+11 2 3.88E+10 3.86E+11 3 0.34589 No
Dit (cm-2) 3.25E+12 1.13E+12 2 1.46E+12 5.08E+11 3 0.08543 No





















Implanting nitrogen into the silicon substrate prior to hafnium oxide deposition
had been previously thought of as a solution to reducing the interfacial oxide previously
discussed in Chapter 3. According to this comparison using the reactive sputtering
technique, the pre-deposition nitrogen implant made absolutely no statistical
difference
for any of the measured responses, which can be seen in
Table 4-3.
Thickness Compart; Refractive Index Comparis
| BE22 (Nitrogen Implanl) DF24 (No Nitrogen Implant) |
Figure 4.15: Thickness and Refractive Index Comparisons for the
Effect ofNitrogen Implant Prior to
Deposition for Reactive Sputtering Processes
After examining the ellipsometry
data shown in Figure 4.15, the thickness and the
refractive index for the two samples were seen to be almost identical. The C-V curves
shown in Figure 4.16 for each sample overlaid almost perfectly on top of one another.
This resulted in no discernable difference in EOT or the
relative permittivity of the
samples, verified in the direct
comparisons for both responses (Figure 4.17). It was
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interesting again to see a slight kink in both the implanted and non-implanted C-V
curves, but the magnitude of the distortion was not nearly as large as previously seen.
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Figure 4.16: C-V Plots for the Effect ofNitrogen Implant Prior to Deposition for Reactive Sputtering
Processes
Equivalent Oxide Thickness Compart Relative Permittivity Compart
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Figure 4.17: Equivalent Oxide Thickness and Relative Permittivity Comparisons for the Effect of
Nitrogen Implant Prior to Deposition for Reactive Sputtering Processes
When looking at the I-V data on the overlaid leakage plot in Figure 4.8, there
does appear to be slight differences between the two samples at voltages above 1 V with
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Figure 4.18: Leakage Current Comparison Plots for the Effect ofNitrogen Implant Prior to
Deposition for Reactive Sputtering Processes
Unfortunately there was too much variation in the data to determine if the two samples
were statistically different in this manner (Figure 4.19). The breakdown field of the
material was also very sporadic and again no conclusion could be drawn due to the wide
spread ofbreakdown fields measured.
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Figure 4.19: Breakdown Field and Leakage Current Density Comparisons for the Effect ofNitrogen
Implant Prior to Deposition for Reactively Sputtered Films
Large differences within the samples themselves were also found for oxide charge
density, total charge density, and leakage current therefore making it impossible to draw
meaningful conclusions from those responses. The average interface trap density for the
non-implanted wafer was much lower than that of the implanted wafer, but was not quite
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significant when using an alpha of 0.05 for the statistical analysis. It is possible that the
large variation seen in the different charge density comparisons (Figure 4.20 and Figure
4.21) could also have contributed to the large range of breakdown fields observed during
the I-V analysis.
Oxide Charge Density (0Oi) Comparison nterface Trap Charge Density (D,,) Compai
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Figure 4.20: Oxide Charge Density and Interface Trap Density Comparisons for the Effect of
Nitrogen Implant Prior to Deposition for Reactive Sputtering Processes
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Figure 4.21: Total Charge Density Comparison for the Effect ofNitrogen Implant Prior to Reactively
Sputtered Films
Due to the lack of statistical difference between the two samples as well as some
of the points made previously about higher leakage currents and higher interface trap
densities, the conclusion can be drawn that implanting nitrogen prior to the reactive
sputtering deposition will not help with any of the material properties measured in this
study, but instead can actually degrade them. While it has been shown in other studies
here at RIT [6] that implanting nitrogen into silicon reduces the oxidation rate of silicon,
its insignificance in this comparison means that the troublesome interfacial layer that has
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been degrading EOT is not due to native silicon dioxide formation prior to deposition as
previously thought. These findings may also be verification that the pre-deposition
cleaning steps, specifically the HF dip, prior to the reactive sputter deposition was in fact
doing its job of removing the native oxide. One must conclude then that the interfacial
layer is either being formed during the deposition process or in the post-deposition
anneal. It is possible that further experimentation and analysis with deposition processes
and annealing conditions can provide more in-depth information into this problem.
4.2.4 Effect of Incorporating Nitrogen in Sputtering Ambient
Incorporating nitrogen into hafnium oxide (Hf02) to form hafnium oxynitride
(HfON) has also been shown to affect the material properties of the dielectric. Adding
nitrogen to the film can also change the breakdown strength of the oxide as well as the
leakage current density. For the comparison, wafer F17 was sputtered in an ambient of
only argon and oxygen while F18 was sputtered with argon, oxygen, and nitrogen. Both
samples had the dielectrics sputtered at 100 W for 30 minutes with the wafers being
rotated at 5 rpm. For wafer F17, 30 seem of argon and 10 seem of oxygen were flowed
with a deposition pressure of 2 mTorr. In contrast, wafer F18 was sputtered in an
ambient consisting of 30 seem of argon, 10 seem of oxygen, and 10 seem of nitrogen
while the deposition pressure was also maintained at 2 mTorr. After the different
sputtering depositions, each wafer received a rapid thermal anneal of 900C in nitrogen
for 60 seconds. Both F17 and F18 utilized patterned aluminum as the gate electrode for
the capacitors fabricated.
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Table 4-4: Statistical Analysis of the Effect of Incorporating Nitrogen into the Sputtering Ambient in
Reactively Sputtered Films
F17 (Hf02) F18(HfON) Statisical T-Test (a=0.05)
Response Mean a n Mean a n Two-Tailed P Significant?
EOT (A) 57.52 1.89 5 61.23 3.20 5 0.05572 No
Thickness (A) 110.60 3.78 5 106.12 4.63 5 0.13248 No
Refractive Index 1.495 0.035 5 1.438 0.057 5 0.09034 No
Nss (cm'2) 8.73E+11 4.54E+11 5 4.81E+12 2.26E+12 5 0.00513 Yes
Qox (cm2) -1.09E+12 1.84E+11 5 -3.06E+11 3.03E+11 5 0.00113 Yes
Dit (cm2) 1.42E+12 1.86E+11 5 1.01E+12 2.59E+10 5 0.00127 Yes
Leakage at 1 V (A/cm2) 5.57E-03 0.10 3 4.12E-06 0.73 5 0.00037 Yes
Breakdown Field (MV/cm) 6.68 4.58 5 1.61 1.29 5 0.04427 Yes
Relative Permittivity 7.51 0.25 5 6.77 0.34 5 0.00436 Yes
Incorporating nitrogen into the sputtering ambient proved to make a tremendous
difference in the responses measured. The only factors not determined to be statistically
significant, as shown in Table 4-4, were the EOT, thickness, and refractive index.








Figure 4.22: Thickness and Refractive Index Comparisons for the Effect of Incorporating Nitrogen
into the Sputtering Ambient in Reactively Sputtered Films
Each of the aforementioned responses (Figure 4.22) did show some change in their
average values, but not enough to be determined
different with the confidence level
chosen. The C-V curves (Figure 4.23) for both samples did show a few key differences.
The maximum oxide capacitance for the wafer sputtered with nitrogen was less than that
without the nitrogen. This in turn caused a reduction in the dielectric constant of the film

















Figure 4.23: C-V Plots for the Effect of Incorporating Nitrogen into the Sputtering Ambient in
Reactively Sputtered Films
While the shape of both C-V curves was very similar, the overlaid plots showed
quite a large horizontal shift indicative of a difference in charge levels between the two
samples. The addition of the nitrogen created a negative shift in the C-V plot, which
indicated more positive charge in that wafer. All three different responses regarding
charge levels showed drastic differences between the two samples further confirming the
shift seen in the C-V analysis.






















Figure 4.24: EOT and Relative Permittivity Comparisons for the Effect of Incorporating Nitrogen
into Reactively Sputtered Films
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Figure 4.25: QG\ and D[T Comparisons for the Effect of Incorporating Nitrogen into the Sputtering
Ambient in Reactively Sputtered Films








Figure 4.26: NSS Comparison for the Effect of Incorporating Nitrogen into the Sputtering Ambient
in Reactively Sputtered Films
The charge comparisons for both the oxide charge and the interface trap charge (Figure
4.25) showed a noticeable and statistical difference between the two processing
conditions with the hafnium oxynitride sample showing both lower Qox and DtT. The
Nss extracted from C-V analysis however shows that the total charge density for the
HfON film was much higher than that of the Hf02 film. When taking a closer look at the
oxide charge density, it becomes important to notice that while the sample utilizing the
nitrogen during the deposition actually has less negative charge, essentially assisting in
the negative horizontal shift on the C-V characteristic.
The leakage currents were affected the most by the incorporation of nitrogen as
the wafer utilizing the nitrogen ambient sputter demonstrated leakage currents that were




















Figure 4.27: Leakage Current Density Plots for the Effect of Incorporating Nitrogen into the
Sputtering Ambient for Reactive Sputtering Processes
While the HfON film showed less leakage current, it did show much more variation in
the data than the Hf02 material whose leakage current distribution was fairly tight. The
breakdown strength of the oxynitride film was not much lower than that of the hafnium
oxide film, but the trend was reversed from the leakage current comparison with less
















Figure 4.28: Breakdown Field and Leakage Current Density Comparisons for the Effect of
Incorporating Nitrogen into the Sputtering Ambient for Reactive Sputtering Processes
The primary reason for incorporating nitrogen into the bulk of the hafnium oxide
film, forming hafnium oxynitride, is to reduce leakage current density. In this
experiment, the incorporation ofnitrogen into the reactive sputtering ambient reduced the
leakage current considerably, but it also did have a negative impact on the equivalent
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oxide thickness and relative permittivity of the material. As always, there are many
trade-offs that must be considered when engineering gate dielectrics. For some the
lowest possible EOT may be important, yet for others reducing the leakage current to
save power may be the top priority.
4.2.5 Effect ofAnneal Time in HfON Films
Previously in section 4.2.2 the affect of anneal time in a reactively sputtered
hafnium oxide film was investigated an analyzed. This comparison similarly aims to
determine the effect of the post-deposition anneal time, but in hafnium oxynitride films.
For the investigation, both wafers F18 and F20 were sputtered using 30 seem of argon,
10 seem of oxygen, and 10 seem of nitrogen at a pressure of 2 mTorr. The sputtering
power for both was 100 W for 30 minutes while the wafers were rotated continuously at
5 rpm. After the deposition, wafer F18 was annealed in the RTA at 900 C for
60 seconds while wafer F20 only received a 10 second anneal, both in a nitrogen
ambient. After annealing, each wafer received patterned gate electrodes made of
evaporated aluminum.








EOT (A) 61.23 3.20 5 62.11 1.98 4 0.65002 No
Thickness (A) 106.12 4.63 5 100.00 3.78 5 0.05133 No
Refractive Index 1.438 0.057 5 1.494 0.040 5 0.10737 No
Nss (cm-2) 4.81E+12 2.26E+12 5 3.71E+12 1.20E+12 5 0.36642 No
Qox (cm"2) -3.06E+11 3.03E+11 5 -3.12E+11 1.17E+11 5 0.96926 No
Dit (cm2) 1.01E+12 2.59E+10 5 9.56E+11
4.12E+10 5 0.03847 Yes





















Realizing how different the properties of a reactively sputtered hafnium
oxynitride film can be compared to a hafnium oxide film, the anneal time for hafnium
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oxynitride films was investigated. According to the results stated in Table 4-5, most of
the responses were not determined to be significant with the exception of the interface
trap density and the relative permittivity. No significant difference was found for either
the thickness or refractive index comparisons as shown in Figure 4.29.
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Figure 4.29: Thickness and Refractive Index Comparisons for the Effect ofAnneal Time in
Reactively Sputtered HfON Films
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Figure 4.30: C-V Plots for the Effect ofAnneal Time in Reactively Sputtered HfON Films
The C-V curves shown in Figure 4.30 for the 10 second and 60 second hafnium
oxynitride anneals were almost identical with no signs of any strange kinks seen
previously in the anneal time study of
hafnium oxide. The equivalent oxide thicknesses
for each were very similar, but the relative permittivity was determined to be significantly
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different with the longer anneal having a higher dielectric constant than the shorter anneal
(Figure 4.31).
EquivalentOxide Thickness (EOT) Comparison Relative Permittivity Comparison
F18 (60s Anneal) BF20(10s Anneal) F16 (60s Anneal) OF20(10s Anneal)
Figure 4.31: EOT and Relative Permittivity Comparisons for the Effect ofAnneal Time in Reactively
Sputtered HfON Films
Leakage current appeared to be slightly higher for the 60 second anneal than the
10 second anneal as displayed in Figure 4.32. After performing the statistical t-test, the
leakage current comparison (Figure 4.33) did show there to be a significant difference
between the two samples when examining leakage current at 1 V. The breakdown field
was slightly higher for the 10 second anneal, but due to large amounts of within wafer































| F1B (60s Anneal) j F2Q (10s Anneal) |
Figure 4.32: Leakage Current Density Plots for the Effect ofAnneal Time in Reactively Sputtered
HfON Films
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8F18 (60s Anneal) ?F20 (10s Anneal) | | BF18|6Q5Anneal) E3F20 (10s Anneal) |
Figure 4.33: Breakdown Field and Leakage Current Density Comparisons for the Effect ofAnneal
Time in Reactively Sputtered HfON Films
Differences were found between interface trap densities, with the longer anneal
showing more charge than the shorter anneal. However, once again too much variation
prevented any statistically sound conclusions regarding oxide charge density or total
charge density from being drawn. While a larger anneal time range was investigated for
the hafnium oxynitride films (10 seconds versus 60 seconds) than the hafnium oxide
films (15 seconds versus 30 seconds), neither comparison showed much difference in the
measured responses with the exception of a slight change in the dielectric constant of the
material.
Oxide Charge Density (Qox) Comparison Interface Trap Charge Density (D,t) Comparison
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Figure 4.34: Q0x and DiT Comparisons for the Effect ofAnneal Time in Reactively Sputtered HfON
Films
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Figure 4.35: Nss Comparison for the Effect ofAnneal Time in Reactively Sputtered HfON Films
4.2.6 Reactive Sputtering Process Summary
These studies of processing hafnium oxide dielectrics by means of reactive
sputtering showed how many of the processing conditions can affect final material
performance. For the most part, the equivalent oxide thicknesses for the reactively
sputtered dielectrics in this study were between 55 and 65 A. The relative permittivity of
the materials ranged anywhere from 6 up to 12.5. The leakage currents of the various
films ranged from approximately 1E-9
A/cm2
for thick (>200 A) films to 5.5E-3
A/cm2
for thinner films that did not utilize nitrogen during the reactive sputtering process. By
adding the nitrogen to the sputtering ambient, the leakage current could be reduced to
almost 4E-6 A/cm2, but at the same time other responses such as EOT, thickness, and
charge levels suffered. The breakdown strength of the reactively sputtered annealed
samples were all very difficult to quantify, with large amounts of variation within the
wafers making it statistically impossible to draw many conclusions. The most important
discovery was that a pre-deposition nitrogen implant did absolutely nothing to enhance
the properties of reactively sputtered hafnium oxide films. If anything, the implant
actually made charge levels worse, typically in terms of the interface trap charge density.
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4.3 Metal Oxidation Process Comparisons
The metal oxidation process was also examined more closely, with individual
comparisons involving differences in process settings. Once again, the process began
with the standard RCA clean and HF wet oxide etch prior to film deposition. However,
instead of sputtering in an ambient of argon and oxygen, only an ambient of argon or an
ambient of argon and nitrogen was used. Since the sputtering target was a pure hafnium
metal target and only argon was used during the sputter, a pure hafnium metal film was
deposited instead of hafnium oxide. To form the hafnium oxide, the wafers were then
annealed in a rapid thermal annealer in different gases, at different temperatures, and for
different times. The goal of these experiments was to determine the effect that each of
these different processing parameters had on the final film properties.
4.3.1 Effect ofAnneal Temperature
Two different temperatures were investigated to determine their influence on the
electrical properties of the resulting dielectric. Wafers E14 and E15 both received a
N14
implant at 64 keV for a dose of 3E14
atoms/cm2
through a 1700 A screening oxide prior
to hafnium deposition. The sputtering process took place after pumping down to a base
pressure of 3.5E-7 Torr. The gas flows during deposition were 21.6 seem of argon and
21.6 seem ofnitrogen, creating a pressure of22 mTorr. The purpose of incorporating the
nitrogen into the hafnium metal was to slow the diffusion of oxygen through the material
in hopes of reducing any silicon dioxide formed at the interface. The wafers were
sputtered at 150 W for 10 minutes while being rotated continuously at 5 rpm. Wafer E14
was then annealed in the RTA in an oxygen ambient for 240 seconds at 950 C while El 5
93
was annealed in the same ambient and for the same time but at a slightly higher
temperature of 1000 C. After anneal, both wafers were patterned with evaporated
aluminum.
Table 4-6: Statistical Analysis of the Effect ofAnneal Temperature in Metal Oxidation I>rocesses
E14 (950 C Anneal) E15(1000C Anneal) Statisical T-Test (a=0.05)
Response Mean a n Mean a n Two-Tailed P S ignificant?
EOT (A) 28.54 3.40 5 35.67 3.55 5 0.01176 Yes
Nss (cm2) 6.84E+12 5.63E+12 5 7.39E+12 7.20E+11 3 0.87672 No
Leakage at 1 V (A/cm2) 2.07E-06 1.95 5 1.45E-07 2.12 5 0.39615 No
Breakdown Voltage (V) 2.77 1.48 5 3.70 3.15 5 0.56437 No
Due to a lack of thickness information, many responses were not able to be
calculated for this process split. The statistical results of those that were able to be
measured and calculated are displayed in Table 4-6. It is also important to note that
breakdown strength was measured for the sample but since the dielectric thickness was
unknown, it had to be reported only as breakdown voltage instead of breakdown field.
Surface charge analysis was attempted on both of these samples, but no charge levels
were able to be measured. This was most likely due to the charge levels in the films
exceeding 2.6E12 cm"2, the maximum charge density that the SCA-2500 tool can induce.
Equivalent Oxide Thickness (EOT) Comparison







| E14(9S0,CAnneal) HE15 (1000'C Anneal) ] |
BE14(950'CAnneal) GE15 (1000'CAnneal) |
Figure 4.36: EOT and NSS Comparisons for the Effect ofAnneal Temperature in Metal Oxidation
Processes
With the results that were measurable, the only one found to be significantly significant
was the equivalent oxide thickness as shown in Figure 4.36. The difference in EOT was
confirmed on the C-V plots as the higher temperature annealed, which had the lower,
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EOT also showed a smaller accumulation capacitance (Figure 4.37). The sample with the
1000C anneal had an EOT of 35.67 A, but the 950 C sample had an EOT of 28.54 A.
Capacitance - Voltage Comparison
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Figure 4.37: C-V Plots for the Effect ofAnneal Temperature in Metal Oxidation Processes
Unfortunately, both the breakdown strength and total charge density statistical
comparisons (Figure 4.38) had too much variation in the data to be able to come to
distinct conclusions regarding the two responses. While the difference in leakage current
at 1 V between the two samples was not determined to be significant using statistics, the
overlaid leakage current density plots (Figure 4.39) for both samples did appear to show a
trend. For all voltages, the higher temperature anneal exhibited almost one order of
magnitude less leakage current than the lower temperature anneal.
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Figure 4.38: Breakdown Voltage and Leakage Current Density Comparisons for the Effect ofAnneal
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Figure 4.39: Leakage Plots for the Effect ofAnneal Temperature in Metal Oxidation Processes
It is not surprising that only a 50 C
difference in anneal temperature could cause
such a difference in the properties of the materials when using a metal oxidation process.
The higher temperature anneal, while showing lower amounts of leakage across most of
the voltage range examined, did also produce a higher
EOT which translates to a lower
dielectric constant for the material assuming that the physical thickness is the same for
the samples under investigation. Since the rapid thermal anneal step is the primary
opportunity that the hafnium
metal has to react with oxygen to form Hf02, it is expected
that this type ofprocess would be extremely sensitive to annealing conditions.
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4.3.2 Effect ofAnneal Time
Instead of varying the anneal temperature, this process split focused on the effect
of the anneal time while maintaining the same anneal temperature. Wafers El 7 and El 8
each received the same pre-deposition nitrogen implant through the screening oxide as
described previously. The sputter deposition took place after reaching a base pressure of
3E-7 Torr. During deposition 21.6 seem of argon was flowed, resulting in a pressure of
10 mTorr. The power used was 150 W with a deposition time of 10 minutes. After
deposition, E17 was annealed at 900 C for 30 seconds in oxygen while E18 was
annealed at 900C in oxygen for 90 seconds. Both were subsequently patterned in
evaporated aluminum to create the capacitors.
Table 4-7: Statistical Analysis of the Effect ofAnneal Time in Metal Oxidation Processes
E17 (30s Anneal) E18 (90s Anneal) Statisical T-Test (a=0.05)
Response Mean o n Mean o n Two-Tailed P Significant?
EOT (A) 30.51 0.69 5 36.69 1.24 5 0.00001 Yes
Nss (cm2) 2.77E+12 3.00E+11 5 4.72E+12 3.39E+11 5 0.00001 Yes
Qox (cm2) -1.78E+12 8.54E+11 4 -1.59E+12 5.78E+11 5 0.69983 No
Dit (cm2) 1.19E+13 2.76E+12 4 1.40E+13 6.41E+12 5 0.56558 No
Leakage at 1 V (A/cm2) 8.73E-03 0.11 5 3.91E-04 0.20 4 0.00000 Yes
Breakdown Voltage (V) 9.89 0.51 5 6.81 2.44 5 0.02450 Yes
The difference between a 30 second anneal and a 90 second anneal was found to
be quite significant for a number of responses in the metal oxidation process as seen in
Table 4-7. The responses determined to be significant were EOT, Nss, leakage current at
1 V, and breakdown voltage. The equivalent oxide thickness actually increased with the
longer anneal as seen in Figure 4.40. This difference in EOT agrees with conclusions
drawn from the previous comparison where a hotter anneal resulted in a larger EOT than
a cooler anneal. It can also be hypothesized that the relative permittivity for the longer
anneal would be smaller than that of the shorter anneal, assuming that the physical
thickness ofboth films was similar.
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Figure 4.40: EOT and NSS Comparisons for the Effect ofAnneal Time in Metal Oxidation Processes
This was clear from both the overlaid C-V curves as well as from the direct EOT
comparison. It is possible that an interfacial layer is forming during this annealing
process in the rapid thermal annealer, and that the layer becomes thicker at hotter
temperatures or longer times. A thicker layer with a lower dielectric constant such as
silicon dioxide would then degrade the relative permittivity of the entire gate dielectric
stack creating an increase in the equivalent oxide thickness.
Oxide Charge Density (Q0I) Comparis. Interface Trap Charge Density (Dn) Comparisr
5 0E+12
DEifliWis Anneal) | BE17 |30s Anneal] DE1B (90s Anneal)
Figure 4.41: QOX and DIT Comparisons for the Effect ofAnneal Time in Metal Oxidation Processes
While the oxide charge density and the interface trap charge density were not found to be
different in the process split comparison (Figure 4.41), there was a significant difference
in the total charge density extracted via C-V analysis. The oddity to this is that one
would expect to see a shift between the two C-V curves (Figure 4.42) if there was a large
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Figure 4.42: C-V Plots for the Effect ofAnneal Time inMetal Oxidation Processes
With regards to leakage current, at all voltages the longer anneal had more than an
order of magnitude less current than the shorter anneal as represented in Figure 4.43.
This wafer fit into the same trend observed for some of the reactively sputtered samples
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Figure 4.43: Leakage Current Density Plots for the Effect ofAnneal Time in Metal Oxidation
Processes
Also, while the t-tests did find a difference in the breakdown voltage between the two
samples, no real conclusions could actually
be drawn about this response due to the
nature of how the data was analyzed. The point of breakdown was determined by
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analyzing a current-voltage sweep between 0 and 20 V with a capacitor in series with a
10 kQ resistor. The raw data was then analyzed and the maximum difference in slope
between voltages was found using an algorithm, and this point was determined to be the
point of breakdown. Then, a line was fit to the linear portion of the curve to determine
the x-intercept on the I-V plot. This intercept indicates how much of the voltage was
actually dropped across the substrate. The substrate voltage drop is then subtracted from
the point of breakdown providing the true breakdown voltage that is dropped across the
dielectric. At this point, if the thickness of the material has been measured from
ellipsometry, the actual breakdown field can be calculated by dividing the breakdown
voltage by the film thickness.
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Figure 4.44: Breakdown Voltage and Leakage Current Density Comparisons for the Effect ofAnneal
Time in Metal Oxidation Processes
The problem with the breakdown voltage response in this comparison is that the
algorithm used will choose the point ofbreakdown at whatever the maximum slope in the
I-V line is, whether or not there actually is a dramatic change in the current. In the
appendix you can find the actual I-V sweeps that were used by the breakdown algorithm
for these wafers, along with all of the data for every
wafer used in all of these process
splits. From the plot, it can be seen that breakdown occurs almost immediately and the
plots look more analogous to that of a resistor than to a capacitor which eventually breaks
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down. In comparing the two I-V breakdown plots for each wafer, there actually was not
a difference between the breakdown strengths of the differently annealed materials.
4.3.3 Effect ofPre-Deposition Nitrogen Implant into Silicon
Many of the wafers used in the other metal oxidation process comparisons
received the same nitrogen pre-deposition implant into the silicon substrate. It is
important to consider specifically what effect, if any, that this pre-deposition implant had
on the metal oxidation process. It may or may not have the same influence on the final
film properties that it had in section 4.2.4 which studied the effect of the implant prior to
a reactive sputter. Wafers E23 and F25 were used in this comparison with E23 receiving
the 3E14
atoms/cm2N14
implant at 64 keV through the 1700 A screening oxide and F25
receiving no pre-deposition nitrogen implant. The base pressure reached before
sputtering was 1.4E-7 Torr and 120 seem of argon was flowed during deposition while
the pressure was maintained at 2 mTorr. The wafers were sputtered at a power of 200 W
for a time of 24.5 minutes while being rotated constantly at 5 rpm. After the sputter, both
were annealed at 900 C in oxygen for 60 seconds. Molybdenum was later deposited as
the gate electrode after reaching a base pressure of 2.6E-7 Torr in a separate sputter run.
The gas flow during molybdenum deposition was 21.6 seem of argon with a pressure of
2 mTorr. The power used was 500 W for a time of 30 minutes with the wafers again
being rotated at 5 rpm. After the molybdenum deposition, both wafers received identical
additional anneals. Each was annealed two times in forming gas at 900 C for
10 minutes, resulting in a total of 21 minutes of annealing per wafer.
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Nss (cm"2) 1.32E+11 6.45E+11 5 3.52E+10 2.06E+11 5 0.75785 No
Qox (cm2) -1.16E+12 6.90E+11 5 -1.39E+12 5.12E+11 5 0.57820 No
Dit (cm2) 3.70E+12 1.19E+12 5 2.25E+12 3.75E+11 5 0.03150 Yes





















Utilizing a pre-deposition nitrogen implant once again showed no significant
change in most of the measurable responses, evident by examining Table 4-8. All but the
interface trap charge density were proven to be insignificant at a confidence level of 95
percent using statistical t-tests.
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Figure 4.45: Thickness and Refractive Index Comparisons for the Effect ofNitrogen Implant Prior to
Deposition in Metal Oxidation Processes
According to the ellipsometry data gathered (Figure 4.45), the nitrogen implant
made no difference in the thickness or refractive index of the dielectric. This is agrees
perfectly with what was found in the
other nitrogen implant study used for reactive
sputtering processes.
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Equivalent Oxide Thickness (EOT) Compari Relative PermittivityComparison
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Figure 4.46: EOT and Relative Permittivity Comparisons for the Effect ofNitrogen Implant Prior to
Deposition inMetal Oxidation Processes
The equivalent oxide thickness also did not show a difference between the implanted and
non-implanted wafers, and this was confirmed on the C-V plots as both samples had very
similar maximum accumulation capacitances. Due to the small difference in EOT and
the fact that the thicknesses measured via ellipsometry were also very similar, the
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Figure 4.47: C-V Plots for the Effect ofNitrogen Implant Prior to Deposition in Metal Oxidation
Processes
Upon examination of the C-V curves for both samples in Figure 4.47, a slight
shift horizontal shift was observed between the two wafers indicating a difference in
charge levels. The interface trap charge density for the nitrogen-implanted wafer was
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found to be much higher than for the wafer that did not receive the pre-deposition implant
from the direct comparison in Figure 4.48 . The increase in Dn is most likely due to the
damage caused at the silicon surface from the 3E 14
atoms/cm2
nitrogen implant. The
total charge density (Figure 4.49) extracted from the C-V analysis was inconclusive along
with the oxide charge density, as in each comparison the distribution of the data was far
too large to arrive at any statistical conclusions.
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Figure 4.48: Qox and D|T Comparisons for the Effect ofNitrogen Implant Prior to Deposition in
Metal Oxidation Processes
Total Charge Density (Nss) Comparison
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Figure 4.49: NSS Comparison for the Effect ofNitrogen Implant Prior to Deposition in Metal
Oxidation Processes
While no meaningful difference was found at 1 V for the leakage current
comparison, examining the entire leakage
current plot in Figure 4.51 indicated that for
most positive voltages, the nitrogen-implanted wafer actually had less leakage current
than the non-implanted wafer.
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Figure 4.50: Breakdown Field and Leakage Current Density Comparisons for the Effect ofNitrogen
Implant Prior to Deposition in Metal Oxidation Processes
Leakage Current Comparison
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Figure 4.51: Leakage Current Density Plots for the Effect ofNitrogen Implant Prior to Deposition in
Metal Oxidation Processes
This was not expected as most would assume that the increased damage at the
silicon interface would actually increase the leakage current, not reduce it. However, it is
possible that during the annealing process, the implanted nitrogen incorporated itself into
the hafnium oxide film forming a graded hafnium oxynitride film at the interface. This
would agree with results that had been reported in previous sections regarding the
introduction of nitrogen into the reactive sputtering ambient. While those comparisons
showed a few orders of magnitude difference in leakage current with the addition of the
nitrogen, this comparison still showed a moderate reduction in leakage current of
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approximately one order ofmagnitude. Unfortunately, not much again can be said of the
breakdown strength of either material as large amounts of variation prevented solid
statistical conclusions.
4.3.4 Metal Oxidation Process Summary
For the most part, the metal oxidation processes explored in this investigation
resulted in a much lower equivalent oxide thickness than the reactively sputtered
processes. The lowest average EOT across a wafer from all of these wafers was 28 A,
with an average leakage current of approximately 2.07E-6
A/cm2
at a voltage of 1 V. Not
very much information was gathered regarding the physical thickness of these samples,
therefore it was not possible to calculate and report the dielectric constant of the
treatment combination. The sample that showed such great promise in terms ofEOT, did
not show great behavior in terms of charge densities with most values being in the high
1012cm"2
regime. Leakage currents were fairly constant throughout the experiments,
with only the comparison between the 30 second and 90 second anneals showing any
difference for that response. The first important conclusion to take away from the metal
oxidation process experiments was that longer anneals or anneals at higher temperatures
tend to increase EOT. This implies that the interfacial layer is growing during the anneal
step. Secondly, the pre-deposition nitrogen implant also did not affect most of the
properties of the film when used in conjunction with the metal oxidation process. This is
further evidence that the mechanism controlling the formation of the interfacial layer is
from either the deposition process itself or the annealing process.
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4.4 Hybrid Process Comparisons
Combining aspects of the reactive sputtering process and the metal oxidation
process, a hybrid process was used for some wafer splits. In other studies it has been
shown that oxygen radicals from a reactive sputtering process can penetrate through the
hafnium oxide as its being deposited and embed themselves into the silicon substrate
forming an interfacial layer. It has been shown that having a thin metal layer of hafnium
directly at the silicon interface can reduce the interfacial layer thickness, therefore
reducing the EOT of the gate dielectric. This thin metal layer is typically on the order of
a few nanometers, and is then covered with a standard reactive sputtered layer ofhafnium
oxide. The post-deposition anneal should allow for the hafnium metal barrier layer to
become completely reacted, hopefully forming a continuous layer ofhafnium oxide. The
following comparisons address parameters such as post-deposition anneal time,
temperature, and ambient as well as incorporating nitrogen into the reactively sputtered
layer creating a hafnium oxynitride on hafnium nitride metal stack. All wafers were
RCA cleaned prior to deposition and received a quick HF dip before being loaded into
the sputtering system and put under vacuum.
4.4.1 Effect ofAnneal in Hf02/HfN Gate Stacks
The first comparison in this hybrid process category was the effect of having a
post-deposition anneal versus not having one. For this comparison, wafers E7 and E8
both reached a base pressure of 4.3E-7 Torr before deposition took place. The first phase
of the sputter deposition involved flowing 14.4 seem of argon and 14.4 seem of nitrogen
and a pressure of 16 mTorr. The hafnium nitride metal barrier layer was sputtered at
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125 W for 15 minutes. The reactive hafnium oxide layer was sputtered using 43.2 seem
of argon, 4.3 seem of oxygen, and a pressure of 19 mTorr. The power used for this
deposition was also 125 W, but the time was 45 minutes. Finally, the molybdenum gate
electrode was sputtered without breaking vacuum using only 21.6 seem of argon and a
pressure of 1 0 mTorr. The power for the molybdenum deposition was 500 W for
60 minutes. After the deposition, wafer E8 received a 900 C 60 second anneal in a
nitrogen ambient using the rapid thermal annealer, while wafer E7 did not receive a
post-
deposition anneal. The molybdenum on both wafers was then patterned to form
capacitors.




























The use of an anneal with hafnium oxide on hafnium nitride gate stacks can make
an enormous difference in terms of materials properties. From Table 4-9, all of the
responses for this comparison were found to be statistically significant.
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Figure 4.52: C-V Plots for the Effect ofAnneal in Hf02/HfN Gate Stacks
When comparing the overlaid C-V curves in Figure 4.52 there is a shift seen
between the two curves indicative of a change in charge levels in the materials. This is
magnified in the total charge density comparison (Figure 4.53) where the anneal actually
flips the total charge from a negative value to a positive one. While the difference in
magnitude between the annealed an unannealed wafer is believable, the fact that it would
change from a negative value to a positive value is not reasonable. A positive total
charge density would indicate a left shift in the C-V curve, where the C-V data shows a
right shift of the annealed wafer from the unannealed. It is possible that the CSM
software on the MDC capacitance measurement tool improperly extracted the total
charge density. This could occur if the software picked up on another slope in the C-V
curve, possibly near the end of the voltage
range swept where the C-V curves began to
turn upward as the material began to leak heavily. EOT was also found to be different for
the annealed sample with it actually resulting in a slightly higher equivalent oxide
thickness.
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Figure 4.53: EOT and NSS Comparisons for the Effect ofAnneal in Hf02/HfN Gate Stacks
The largest difference in this comparison was the tremendous change in leakage
current from unannealed to annealed seen in Figure 4.54. The annealed sample showed a
few orders of magnitude difference across all voltages on the leakage current plot, but
almost six orders ofmagnitude difference in the leakage current comparison performed at
IV.

























Figure 4.54: Breakdown Voltage and Leakage Current Density Comparisons for the Effect ofAnneal
in Hf02/HfN Gate Stacks
Breakdown voltage was also determined to be different for the two samples;
however upon examining the exact I-V plots for the unannealed wafer, one quickly
realizes that this conclusion must be taken rather lightly. The annealed wafer's I-V plots
show reasonable repeatable breakdown voltages, while the unannealed wafer's show dual
breakdown in some cases. When considering the method in which this wafer is
processed, it is understandable that there may be two distinct breakdowns of the two
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individual films forming the total gate stack. Since this dual breakdown is not observed
on the annealed wafer's breakdown plot, it can also be concluded that the anneal is doing
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Figure 4.55: Leakage Current Density Plots for the Effect ofAnneal in Hf02/HfN Gate Stacks
Overall, the high temperature anneal made a huge difference in this hybrid
process which utilized a hafnium nitride barrier layer and a hafnium oxide reactively
sputtered bulk layer. Every measurable response including EOT, breakdown, leakage
current, and total charge density was found to be statistically significant with regards to
the anneal.
4.4.2 Effect ofAnneal in HfON/HfN Gate Stacks
After studying the affects of annealing hafnium oxide films on hafnium nitride
metal gate stacks, it was desired to observe how the same annealing would affect hafnium
oxynitride films on hafnium nitride metal gate stacks. For this comparison, wafers E9




at an energy of 64 keV through a 1700 A screening oxide. The sputtering chamber
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reached a base pressure of 1 .9E-7 Torr before deposition. The hafnium nitride metal
deposition was done at 125 W for 15 minutes in an ambient using 14.4 seem of argon,
14.4 seem of nitrogen, and a pressure of 19 mTorr. Next, the hafnium oxynitride layer
was deposited using 43.2 seem of argon, 4.3 seem of oxygen, and 2 seem of nitrogen.
The sputtering took place at 125 W for 45 minutes while the wafers rotated at 5 rpm
continuously. The molybdenum gate electrode was then sputtered immediately after the
hafnium oxynitride layer without breaking vacuum. The molybdenum was sputtered
using 21.6 seem of argon, a pressure of 10 mTorr, and 500W of power for 60 minutes.
After the deposition, wafer E10 received a 60 second anneal at 900 C in nitrogen while
wafer E9 was not annealed. Following the anneal, the gate electrodes on both wafers
were patterned to create capacitors.
































The effect of the high temperature anneal for hafnium oxynitride on hafnium
nitride film stacks was found to be similar to that of hafnium oxide on hafnium nitride
film stacks, however not all responses were determined to be statistically significant as
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Figure 4.56: C-V Plots for the Effect ofAnneal in HfON/HfN Gate Stacks
The overlaid C-V curves from (Figure 4.56) showed slight horizontal shifts from
one another, confirmed by a statistical significance of the total charge density in the t-test.
In contrast to the previous comparison, the NSs did become larger in magnitude but did
not change from positive to negative as can be seen in Figure 4.57. This change in Nss
was consistent with the positive shift shown in the C-V analysis.
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Figure 4.57: EOT and Nss for the Effect ofAnneal in HfON/HfN Gate Stacks
The leakage current density, plotted in Figure 4.58, showed that the annealed
sample was again orders ofmagnitude less than that of the unannealed sample, further
proving that annealing can significantly assist
in reducing unwanted current through the
gate dielectric stack. There was no significant difference found in the breakdown
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strength comparison (Figure 4.59) of the materials, but still there were some
measurements taken on the unannealed wafer that showed the same dual breakdown
property discussed in the previous comparison. This again is due to the fact that the
unannealed sample is really composed of two separate layers where as the annealed
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Figure 4.58: Leakage Current Density Plots for the Effect ofAnneal in HfON/HfN Gate Stacks
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Figure 4.59: Breakdown and Leakage Current Density Comparisons for the Effect ofAnneal in
HfON/HfN Gate Stacks
The effect of the anneal on hafnium oxynitride on hafnium nitride gate stacks was almost
the same as the effect it had on hafnium oxide on hafnium nitride gate stacks. While the
C-V curves did show a shift in this comparison, the actual sign of the charge density did
not reverse, making for a more meaningful and understandable comparison.
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4.4.3 Effect of Incorporating Nitrogen into Hf02 with an Anneal
After examining the significance of the post-deposition anneal, it was also
necessary to compare the differences in material properties when incorporating nitrogen
into the reactive sputtering ambient with annealed wafers. For this process split, wafers
E8 and E10 both received the same pre-deposition nitrogen implant with a dose of
3E14
atoms/cm2
at an energy of 64 keV through a 1700 A screening oxide. Each wafer
also experienced the same hafnium nitride metal deposition of 125 W for 15 minutes in
14.4 seem of argon, 14.4 seem of nitrogen, and a pressure of 16 mTorr. The reactive
sputtering of the next layer varied slightly with E8 receiving a hafnium oxide sputter
deposition and E10 receiving the hafnium oxynitride reactive sputter deposition. E8 was
sputtered at 125 W for 45 minutes in 43.2 seem of argon and 4.3 seem of oxygen at a
pressure of 19 mTorr while E10 was sputtered at 125 W for 45 minutes in 43.2 seem of
argon, 4.3 seem of oxygen, and 2 seem of nitrogen at a pressure of 21 mTorr. Both
wafers also received the same molybdenum gate electrode deposition of 500 W for
60 minutes in 21.6 seem of argon at a pressure of 10 mTorr. All depositions occurred
with the wafers rotating continuously at 5 rpm. After sputtering, each wafer was
annealed at 900 C for 60 seconds in a nitrogen ambient using the RTA. After anneal, the
molybdenum gate electrode was patterned to create capacitors ofvarious sizes.
































Using the same wafers as in the previous two comparisons but comparing them
differently, it can be seen that using a hafnium oxynitride film on top of the hafnium
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nitride barrier layer film instead of a hafnium oxide film can make quite a difference in
the properties of the resulting gate stack. All four measurable responses were deemed to
be statistically significant as shown in Table 4-11.
















Figure 4.60: Breakdown Voltage and Leakage Current Density Comparisons for the Effect of
Incorporating Nitrogen into Hf02 with an anneal
The breakdown strength comparison for these two samples (Figure 4.60) was
completely valid as both were annealed into continuous films so no double breakdown
was observed. The comparison showed that introducing nitrogen into the sputtering
ambient significantly reduced the breakdown strength of the material.
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Figure 4.61: EOT and NSS Comparisons for the Effect of Incorporating Nitrogen into Hf02 with an
Anneal
Meanwhile, the leakage current at 1 V, displayed in Figure 4.61, was lower for the
hafnium oxide sample, but the EOT was higher for the hafnium oxide wafer. Analysis of
the complete leakage current plot (Figure 4.62) is not as straight forward as the hafnium
oxynitride on hafnium nitride stack showed higher leakage current at positive voltages,
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but less at negative voltages. This could potentially be due to a change in the band
offsets to holes or electrons in the material when incorporating nitrogen into the mix or a
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Figure 4.62: Leakage Current Density Plots for the Effect of Incorporating Nitrogen into Hf02 with
an Anneal
Determining the significance of the total charge density was again questionable since
C-V analysis (Figure 4.63) ofwafer E8 reports positive NSs yet the curve is shifted right
on the voltage axis as discussed previously.















Figure 4.63: C-V Plots for the Effect of IncorporatingNitrogen into Hf02 with an Anneal
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Overall, the addition of nitrogen to a hafnium oxide based hybrid process that utilizes a
high temperature anneal can influence the properties of the final dielectric significantly.
All responses were significant with EOT being lower for the sample with the nitrogen, a
conclusion that has had been directly refuted before in a previous comparison.
4.4.4 Effect of Incorporating Nitrogen into Hf02 without an Anneal
To complete the two by two matrix involving wafers E7-E10, the effect of adding
nitrogen into the reactive sputtering ambient for non-annealed wafers would have to be
considered. Wafers E7 and E9 each received the same pre-deposition nitrogen implant
that wafers E8 and E10 did in the previous study. Both samples were sputtered at 125 W
for 15 minutes in 14.4 seem of argon and 14.4 seem ofnitrogen at a pressure of 16 mTorr
to deposit the hafnium nitride barrier layer. Wafer E7 was then sputtered at 125 W for
45 minutes in 43.2 seem of argon and 4.3 seem of oxygen at a pressure of 19 mTorr to
create the hafnium oxide layer on top of the metal layer. In contrast, wafer E9 was
sputtered at 125 W for 45 minutes in 43.2 seem of argon, 4.3 seem of oxygen, and 2 seem
of nitrogen at a pressure of 2 1 mTorr to deposit a hafnium oxynitride layer on top of the
hafnium metal layer. For the molybdenum gate electrode, wafers E7 and E9 were each
sputtered at 500 W for 60 minutes in an ambient of 21.6 seem of argon resulting in a
pressure of 1 0 mTorr. Neither wafer received a post-deposition anneal, and the
molybdenum was patterned on each to form capacitors.

































In complete contrast to the previous process split, adding nitrogen to the reactively
sputtered layer on top of a hafnium nitride barrier layer for unannealed samples did not
make any statistical difference with any of the responses as verified in Table 4-12. While
some of the measured responses showed differences in their average values, the data was
too scattered to make any statistical conclusions.
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Figure 4.64: C-V Plots for the Effect of Incorporating Nitrogen into Hf02 without an Anneal
The overlaid C-V curves (Figure 4.64) showed almost no difference between one
another. Therefore, it should not be a surprise that there was no significant difference in
the EOT orNss comparisons (Figure 4.65).

















Figure 4.65: EOT and Nss Comparisons for Incorporating Nitrogen into Hf02 without an Anneal
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Looking at the leakage plot overlay in Figure 4.67, there was little difference
seen between the hafnium oxynitride on hafnium nitride and hafnium oxide on hafnium
nitride gate stacks. Upon examination of the direct leakage or breakdown voltage
comparisons (Figure 4.66), the amount of error in the collected data definitely
outweighed any difference between the different processing conditions.
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Figure 4.66: Breakdown Voltage and Leakage Current Density Comparisons for the Effect of



















Figure 4.67: Leakage Plots for the Effect of Incorporating Nitrogen into Hf02 without an Anneal
This lack of statistical significance is also confirmed when considering the full leakage
plots for both samples (Figure 4.67). Both I-V curves are virtually on top of one another,
showing almost no difference in
leakage current density at 1 V. In summary, the nitrogen
implant did not affect any of the measured
responses in this comparison. The only
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potential significance the nitrogen implant may have had would have been with regards
to the interface trap density, as it was shown previously in the reactive sputtering section
that the nitrogen implant did indeed increase DiT. The SCA measurements were not able
to be performed on this sample as the molybdenum gate electrode had been sputtered in
the same deposition tool without breaking vacuum following the hafnium nitride and
hafnium oxide depositions.
4.4.5 Effect ofAnneal Ambient in Hf02/HfGate Stacks
While in previous comparisons the effect of the post-deposition anneal
temperature and time were investigated, the ambient of the anneal was not. This study
compared annealing in an oxygen ambient with annealing in a nitrogen ambient for a
typical hybrid process. Prior to deposition, wafers F21 and F22 reached a base pressure
of 1 .1E-7 Torr in the sputtering system. The barrier layer for these two wafers was pure
hafnium metal instead of the hafnium nitride used in previous four comparisons. While
flowing 120 seem of argon at a pressure of 2 mTorr, hafnium metal was sputtered at
100 W for 6.5 minutes with the wafers rotating constantly at 5 rpm. Next, a reactively
sputtered hafnium oxide layerwas deposited by flowing 30 seem of argon and 10 seem of
oxygen at a pressure of 2 mTorr. The sputtering was performed at 100 W for a time of
38.9 minutes. After the deposition, wafer F21 was annealed in a nitrogen ambient at
900 C for 60 seconds while F22 was annealed in an oxygen ambient at the same
temperature and for the same amount of time in the rapid thermal annealer. Both samples




F21 (Nitrogen Anneal) F22 (Oxygen Anneal) Statisical T-Test (a=0.05)
Response Mean a n Mean a n Two-Tailed P Significant?
EOT (A) 49.08 1.91 5 52.35 2.44 4 0.05809 No
Thickness (A) 137.40 1.67 5 141.60 2.51 5 0.01437
Yes
Refractive Index 1.801 0.025 5 1.828 0.021 5 0.10905 No
Nss (cm2) -1.03E+12 3.40E+11 4 6.72E+11 1.80E+11 4 0.00012 Yes
Leakage at 1 V (A/cm2) 3.22E-08 1.02 5 2.75E-09 0.16 5 0.04986 Yes
Breakdown Field (MV/cm) 1.80 1.94 5 2.75 0.56 5 0.32219 No
Relative Permittivity 10.93 0.43 5 10.57 0.50 4 0.27700 No
Annealing these hybrid stacks in oxygen instead of nitrogen did prove to
make
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Figure 4.68: Thickness and Refractive Index Comparisons for the
Effect ofAnneal Ambient in
Hf02/HfGate Stacks
While the average thickness difference between the two methods was only approximately
4 A, the distribution of the data was very tight around
these averages therefore leading to
the conclusion that there was a statistical
difference for this response as shown in Figure
4.68.
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Figure 4.69: NSS Comparison for the Effect ofAnneal Ambient in Hf02/HfGate Stacks
The total charge density (Figure 4.69) extracted from capacitance-voltage analysis
was also determined to be significantly different with the oxygen anneal showing large
positive charge and the nitrogen anneal showing even larger negative charge. Both of
these methods confirmed the difference in charge as the proper horizontal shift was
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Figure 4.70: C-V Plots for the Effect ofAnneal Ambient in Hf02/HfGate Stacks
The C-V curves also showed a slight increase in the maximum accumulation capacitance
for the nitrogen annealed wafer versus the oxygen annealed wafer. This difference then
corresponded to a slightly lower EOT for
the nitrogen anneal as shown in Figure 4.71.
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Figure 4.71: EOT and Relative Permittivity Comparisons for the Effect ofAnneal Ambient in
Hf02/HfGates Stacks
The lower EOT also would indicate a higher relative permittivity for the nitrogen
annealed wafer, however the data supporting the difference in EOT or dielectric constant
was not statistically significant.
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Figure 4.72: Breakdown Field and Leakage Current Density Comparisons for the Effect ofAnneal
Ambient in Hf02/HfGate Stacks
The leakage current was determined to be statistically significant from the t-tests
performed and the direct comparison between oxygen anneal and nitrogen anneal is
shown in Figure 4.72. Further inspection of the leakage current plot (Figure 4.73) for this
comparison shows that for most voltages the oxygen anneal exhibits less leakage current
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Figure 4.73: Leakage Plots for the Effect ofAnneal Ambient in Hf02/HfGate Stacks
Annealing in an oxygen ambient instead of a nitrogen ambient has some advantages as
well as disadvantages and the trade-offs must be weighed. While oxygen shows orders of
magnitude less leakage current and better breakdown field strength, it does have a
slightly larger EOT, lower permittivity and a noticeable left shit in the C-V characteristic
indicating large amounts ofpositive charge.
4.4.6 Effect ofAnneal Time in Hf02/HfGate Stacks
After examining the effect of using oxygen instead of nitrogen as the annealing
ambient, the anneal time in the oxygen ambient was further considered. Wafers F22 and
F23 were used for this comparison and the sputtering system was pumped down to
1.1E-7 Torr before deposition. The thin hafnium metal layer was sputtered at 100 W for
6.5 minutes using 120 seem of argon at a
pressure of 2 mTorr. The hafnium oxide layer
was then sputtered at 100 W for 38.9 minutes in an ambient consisting of 30 seem of
argon and 10 seem of oxygen while the pressure was held at 2 mTorr. Following the
sputtering, wafer F22 received a 900 C
anneal in oxygen for 60 seconds, but wafer F23
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only received a 900 C anneal in oxygen for 15 seconds. Both were then patterned with
evaporated aluminum.

























































While annealing in an oxygen ambient instead of a nitrogen ambient had been
shown to make some differences, the affect of anneal time in an oxygen ambient had not
yet been analyzed. In this comparison, it was found that varying the anneal time from
15 seconds to 60 seconds did in fact affect some of the responses. According to Table
4-14, those that were not affected included the breakdown field, relative permittivity,
EOT, and refractive index.
















F22 (60s Anneal) BF23 (15sAnneal) F22 (60s Anneal) HF23 (15s Anneal)
Figure 4.74: Thickness and Refractive Index Comparisons for the Effect ofAnneal Time in Hf02/Hf
Gate Stacks
A slight change was measured in the thickness of the films via ellipsometry and
was confirmed to be statistically significant at a confidence level of 95 percent. The total
charge densities (Figure 4.75) also were influenced by the anneal as the 60 second anneal
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showed large amounts ofpositive charge, but the 15 second anneal showed large amounts
ofnegative charge.
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Figure 4.75: Nss Comparison for the Effect ofAnneal Time in Hf02/HfGate Stacks
These observations of differences in charge densities correlated well with the shifts seen
in the C-V plots (Figure 4.76). The shorter anneal and its negative charge matched its
right horizontal shift on the C-V plot, while the longer anneal and its positive Nss
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Figure 4.76: C-V Plots for the Effect ofAnneal Time in Hf02/HfGate Stacks
While SCA was not performed on this sample, it can be inferred that the interface trap
densities for both of these samples were quite high due to the shallow slope of the C-V
curves. A slight difference in the maximum oxide capacitance can also be seen on the
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C-V, with the 15 second anneal showing a bit more capacitance than the 60 second
anneal.
Equivalent Oxide Thickness (EOT) Comparison
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Figure 4.77: EOT and Relative Permittivity Comparisons for the Effect ofAnneal Time in Hf02/Hf
Gate Stacks
This small difference in capacitance was not statistically significant when the EOTs and
relative permittivity were plotted in their side-by-side comparisons (Figure 4.77).
Finally, the leakage current was found to be significantly lower for the 60 second anneal
at 1 V as seen in Figure 4.78. Inspection of the full leakage plots (Figure 4.79) show that
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Figure 4.78: Breakdown Field and Leakage Current Density Comparisons for the Effect ofAnneal
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Figure 4.79: Leakage Plots for the Effect ofAnneal Time in Hf02/HfGate Stacks
In summary, the time of an oxygen rapid thermal anneal affects the properties of the
hafnium oxide film being examined. Longer anneals appear to exhibit lower leakage
currents, but their C-V curves also tend to exhibit a left shift as the charge levels in the
longer oxygen annealed films were high and positive, where as the charges in the shorter
oxygen annealed films were high but negative.
4.4.7 Hybrid Process Summary
The goal of the hybrid process was to reduce EOT by providing a barrier layer to
block oxygen radicals from penetrating into the surface of the silicon substrate during the
reactive sputter deposition. Both hafnium and hafnium nitride films were used as barrier
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layers, however the hafnium nitride layers were much more difficult to oxidize during the
rapid thermal anneal. Clearly, it would not be desirable to leave a thin layer of metal
directly in contact with the silicon substrate. Instead, care must be taken to choose the
thickness of this barrier very precisely. It must be thick enough that it can withstand the
oxygen radicals attempting to pass through it, but at the same time should be thin enough
to allow the post-deposition anneal to create one uniform dielectric layer. For the
different specific processes compared, it was found that the anneal time and ambient play
a major role in determining the final electrical properties of the dielectric. Also, for
samples that are going to be annealed, the incorporation of nitrogen into the film by
adding nitrogen gas to the reactive sputtering ambient, can also be used to change the
responses considered in this study. Stepping back from it all, the hybrid process
combined very thin metal layers with thin reactively sputtered layers. Hence it was not
possible to obtain the same low (<30 A) equivalent oxide thicknesses using this process
than had been ascertainable using only the metal oxidation process.
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Chapter 5
Transistor Integration and Results
Following the initial deposition and materials analysis ofhafnium oxide as well as
the detailed statistical comparisons of electrical properties, the high-k films deposited in
this investigation were integrated into a 0.5 pm NMOS process at RIT. The process was
a self-aligned process requiring four mask levels and utilized local oxidation of silicon
(LOCOS) for isolation. The detailed process flow as well as electrical results extracted
from the fabricated transistors will be shown in the next sections.
5.1 Process Flow
An established submicron NMOS transistor process at RIT [22] was used as a
baseline for transistor fabrication for this project. Previous modifications were made to
the process in hopes of further improving upon the existing process [23]. The changes
made to the existing process involved increasing the field oxide thickness from 3500 A to
5000 A, increasing the channel stop implant energy from 40 keV to 100 keV, increasing
the source and drain implant to a dose of 5E15 cm"2, and using a rapid thermal processor
to activate the source and drain implants instead of a diffusion furnace. Fabricating the
hafnium oxide based high-k metal gate transistors involved following the same process
flow, with only a few modifications. A replacement gate process was not necessary for
the integration of these materials into submicron NMOS transistors. The entire
fabrication process is outlined below in more detail.
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The process began with performing an RCA clean on the (100) p-type silicon
wafers with a starting resistivity of 40 ohm-cm. Next, a 500 A pad oxide was grown in a




at an energy of 40 keV. The well was diffused at 1025 C for





Figure 5.1: Device Cross-Section after P-Well Implant and Diffusion
3200 A of silicon nitride was deposited via an LPCVD furnace for the LOCOS isolation
scheme utilized in this process. The first photolithography level (active) was completed,
and the silicon nitride was plasma etched. A channel stop implant of
B11
was implanted
at a dose of 8E13
cm"2
and an energy of 100 keV. The photoresist from the active
lithography was then removed in an oxygen plasma, and 5000 A of silicon dioxide was
thermally grown in a diffusion furnace. A quick buffered oxide etch (BOE) was
performed to remove any oxynitride layer that may have formed in the silicon nitride, and
then hot phosphoric acid was used to remove the remaining silicon nitride, followed by
another BOE step to remove the underlying pad oxide. After the pad oxide was etched,
a 250 A Kooi oxide was thermally grown. A cross-section of the transistor following
Kooi oxide growth is illustrated in Figure 5.2.
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Figure 5.2: Device Cross-Section after Kooi Oxide Growth
Due to the lack of a threshold adjust implant, the Kooi oxide was then removed in a
buffered oxide etch, followed by another RCA clean to prepare the wafers for the gate
dielectric deposition. At this point in the process, a wafer split was performed in order to
test the integration of various hafnium oxide films. The split was set up so that two
wafers would receive a reactive sputter process for the gate dielectric deposition (one
with nitrogen incorporation and one without) and the other two wafers would receive the
metal oxidation process (again one with nitrogen incorporation and one without). The
details of the deposition for each wafer split can be found in the subsequent electrical
results section. Following the gate dielectric depositions, 3000 A of molybdenum was
sputtered to serve as the gate electrode in the device. Once each set of wafers had its
appropriate gate stack, the second photolithography level (gate) was completed defining
the gate areas of the transistors. The molybdenum gates were then dry etched in a SF6










Figure 5.3: Device Cross-Section after Gate Electrode Patterning
The sources and drains were formed by implanting
P31
for a dose of 5E15
cm"2
at 20 keV.
3000 A of oxide was deposited via PECVD using a TEOS precursor on all of the wafers
to serve as the inner-layer dielectric. The source and drain implants were then activated
using the rapid thermal processor. The recipe used in the rapid thermal processor ramped
the temperature up at
200
Celsius per second, soaked at
950
Celsius for one minute in
forming gas (95% N2, 5% H2), and then ramped back down at approximately 50C per
second. This process was simulated to provide adequate dopant activation as well as
diffusion to form the source and drain regions of the transistors. The transistor cross-














Figure 5.4: Device Cross-Section after ILD Deposition and S/D Activation
The third photolithography level (contact cut) was
performed and the oxide was etched in
an Applied Materials P-5000 magnetically enhanced reactive ion etcher (RIE) using
fluorine chemistry. This etch was shown to provide very fast etch rates (-800 A/min)
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and very good side wall angles (-83 ) from previous process development performed at
RIT [24]. This fluorine based contact cut etch easily etched through the TEOS ILD, but
did not etch through the hafnium oxide based gate dielectric. On control wafers, the etch
rate of annealed hafnium oxide in 10:1 buffered oxide etch was found to be only 5 A/min.
At this etch rate, a wet etch for the gate dielectric would not have been possible due to the
extremely fast etch rate of the TEOS ILD. Instead, a dry etch process was created using
the same magnetically enhanced RIE. The gases used were 1 00 seem of argon and
10 seem of oxygen at a pressure of 250 mTorr. The etch took place at 650W for between
100 and 200 seconds, depending upon the thickness of the gate dielectric for each wafer
split. As a control, a bare silicon wafer was patterned with photoresist and etched with
the same recipe. The photoresist was removed in a photoresist asher, and the depth of the
etch into the silicon was measured using profilometry. The etch rate of silicon for this
process was determined to be 1075 A/min. The etch rate of the hafnium oxide films was
estimated based on the density ratio of hafnium oxide and silicon. The etch times for the
different process splits was then calculated using the thickness of the gate dielectrics
from ellipsometry measurements. Figure 5.5 shows the transistor cross-section after the
















Figure 5.5: Device Cross-Section after Contact Cut Etch
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Following the argon etch through the hafnium oxide gate dielectrics, the photoresist from
the active lithography level was removed in an oxygen plasma etcher. Following
photoresist removal, all of the wafers received 5000 A deposition via sputtering. The
metal was patterned using the fourth and final photolithography level (metal 1), and was
wet etched in aluminum etchant. Finally, the wafers were sintered in a diffusion furnace
at a temperature of 450 C for approximately twenty minutes. The final cross-section of










Channel Stop P-Well Channel Stop
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Figure 5.6: Final Transistor Cross-Section
5.2 Process Splits and Electrical Results
The first deposition split was a reactively sputtered hafnium oxide using wafer
W3. The deposition occurred after reaching a base pressure of 3.5E-7 Torr. During the
deposition the pressure was 15 mTorr with 43.2 seem of argon and 3 seem of oxygen
flowing. The sputtering took place for 16 minutes using 500 W of power with the wafer
rotating continuously at 5 rpm in the
system. Following the deposition, this wafer
received an anneal in the rapid thermal processor of 900 C for 60 seconds in a forming
gas (95% N2, 5% H2) ambient. After the anneal, a control wafer was used to measure the
oxide charge density and interface trap density using surface charge analysis. Qox was
found to be -1.52E12
cm"2
while Drr was measured to be 2.01E12 cm'2. Unfortunately
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this wafer was the first processed and during the argon contact cut etch through the
hafnium oxide gate dielectric, the wafer was over-etched completely removing the
implanted source and drain regions in the transistor. A quick electrical test was
performed to verify this, and characteristic appeared to be that of a resistor when
sweeping a voltage between the source and drain. Therefore, no further electrical testing
took place on this wafer.
The second deposition was a metal oxidation process deposition utilizing nitrogen
incorporation in the hafnium metal film. The base pressure reached before beginning
deposition on wafer W4 was 2.5E-7 Torr while 120 seem of argon and 12 seem of
nitrogen were used during the deposition. The deposition pressure was maintained
relatively low at 2 mTorr, and the sputtering took place for 6.5 minutes at 100 W. The
post-deposition anneal was performed at 900 C for 15 seconds in oxygen. The charge





for Drr. Capacitance-voltage measurements
were used on wafer W4 to determine that the equivalent oxide thickness of the gate
dielectric was 48 A. For the I-V characteristics in this section, the same size device
(0.6 pm by 10 pm) was measured on all wafers in order to allow for comparisons
between the process splits. The 0.5 pm by 10 pm devices yielded on some of the die on
all three wafers, but on die they did not. Therefore, the 0.6 pm by 10 pm was chosen to
be tested as it yielded on all wafers and die sampled. The ID vs. VD plot for VG ranging
from 0 to 2.5 V in 0.5 V increments is shown in Figure 5.7.
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Figure 5.7: ID vs. VD Plot for a 0.6um by lOum Device on WaferW4 (VG 0 to 2.5 V in 0.5 V Steps)
From the figure, it can be seen that the drive current is 175 pA/pm at a gate and drain
bias of 2.5 V. Also, the threshold voltage of this device was extracted to be 1.42 V.
Looking at the sub-threshold characteristic (Figure 5.8), it can be seen that drain induced
barrier lowering is very low (DIBL). DIBL is a common measurement used in
characterizing transistors and is a short channel effect that needs to be minimized.
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Figure 5.8: Sub-Threshold Characteristic for a 0.6um by lOum Device on WaferW4
Wafer W4 only shows approximately 25
mV/decade ofDIBL. The sub-threshold swings














86.97 mV/V respectively. Finally, the sub-threshold characteristic also shows good
switching with 7.39 decades between on and off.
The third split was performed on wafer W12 and involved the metal oxidation
process of pure hafnium metal. A base pressure of 3.9E-7 Torr was obtained before
beginning the sputter deposition. The only gas used was argon at 21.6 seem creating a
deposition pressure of 8 mTorr. Sputtering took place at 250 W for 6 minutes and the
anneal was done at 900 C for 15 seconds in oxygen. The resulting film on the control
wafer showed a Qox of -1.1 1E12
cm"2
and a DIT of 1.82E12 cm"2. On the device wafer,
the EOT of the dielectric was measured using C-V to be 45 A. The ID vs. VD plot is
shown in Figure 5.9 and a drive current of 284 pA/pm was calculated for this sample
when applying 2.5 V to both the gate and drain.
0.0 0.5 2.0 2.51.0 1.5
VD|V)
Figure 5.9: ID vs. VD Plot for a 0.6nm by lOum Device onWafer W12 (VG 0 to 2.5 V in 0.5 V Steps)
The threshold voltage for this device was found to be 0.92 V, slightly lower than the last
split. The sub-threshold characteristic showed low DIBL of only 37.5 mV/V, as seen in
Figure 5.10.
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Figure 5.10: Sub-Threshold Characteristic for a 0.6um by lOum Device onWaferW12
The sub-threshold swings were also very low, only 99.3 mV/V and 111.9 mV/V for drain
voltages of 0.1 V and 2.5 V respectively. Wafer W12 also showed good switching
between on and offwith 7.05 decades between the two states.
The final wafer split, wafer W13, was a reactively sputtered hafnium oxide gate
dielectric with nitrogen incorporation. The base pressure was 1 .4E-7 Torr prior to
deposition. Argon was flowed at 30 seem, oxygen at 10 seem, and nitrogen at 5 seem
during the deposition while the deposition pressure was kept at 1 mTorr. Sputtering took
place for 6 minutes using a power of 500W. As with all of the depositions, the wafers
were rotated at 5 rpm constantly during the sputtering. Following the deposition, the
sample was annealed in the RTP for 60 seconds at 900 C in a forming gas ambient. The
charge levels were very high on the control wafer with a Qox of 2.03E12
cm"2
and DiT of
2.36E12 cm"2. Capacitance-voltage measurements extracted the equivalent oxide
thickness to be approximately 56 A for this deposition split. The ID vs. VD plot (Figure
5.11) showed a fairly low drive current of 106 pA/pm at a gate and drain bias of 2.5 V,




Figure 5.11: ID vs. VD Plot for a 0.6um by lOum Device onWafer W13 (VG 0 to 2.5 V in 0.5 V Steps)
The sub-threshold characteristic for this wafer also showed very little DIBL, as in the
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Figure 5.12: Sub-Threshold Characteristic for a 0.6um by lOum Device onWaferW13
The sub-threshold swings were reasonable at 109.6 mV/V and 100.6 mV/V for drain
biases of 0.1 V and 2.5 V. The switching on wafer W13 was not quite as good as the
others, but was still adequate with 6.50 decades between the on and off states.
5.3 Integration Summary
Multiple hafnium oxide deposition processes were successfully integrated into a
0.5 pm NMOS process at RIT. A table summarizing the electrical properties for the same
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size devices across the various gate dielectric deposition process splits is shown in Table
5-1. All of the wafers showed very low DIBL and sub-threshold swings as well as high
Ln to I0ff ratios. Where the splits differed significantly was in the threshold voltages and
the drive currents. While the drive currents shown from wafers W4 andW12 appeared to
be quite different, the discrepancy between the two can be attributed to the change in the
threshold voltage.








































Since the threshold voltage for W4 was 0.5 V higher than that ofW12, the overdrive for
the two wafers was much different and could easily account for the 100 pA/pm
difference in drive current. However, wafer W13 has a very similar threshold voltage to
wafer W12, yet the drive current is much lower, almost 180 pA/pm. This difference in
drive current may be the result ofmobility degradation in the channel, or increased series
resistance. Since the sources and drains were etched for different amounts of time in
each split, it is possible that more or less of the source drain region was consumed by the
etch. This could have caused increased contact resistance or increased source/drain
resistance. This split also showed somewhat less of a difference between Ion and Ioff,
however it is doubtful that the difference here was significant. In summary, the first sub




Hafnium oxide thin films have been successfully deposited at RIT. The
interfacial layers of the films have been investigated. In addition, attempts were made to
suppress them by vary deposition conditions, annealing conditions, and incorporating
nitrogen into the films. Using the thicknesses from the transmission electron microscopy
images as well as the capacitance-voltage analysis data, the relative permittivity of the
hafnium oxide films deposited has been verified to be close to 25, the value widely
reported in literature. Rutherford backscattering analysis and subsequent calculations
have also verified the density of the deposited films to be close to the 9.68 g/cm3 also
reported in literature.
Through the different process splits and deposition conditions, it was found that
pre-deposition nitrogen implantation was unable to assist in suppressing the interfacial
layer formation between the silicon substrate and the bulk hafnium oxide film, indicating
that a different mechanism was responsible for this layer. Annealing conditions also did
not appear to greatly affect the interfacial layer formation, but instead made more of a
difference when examining electrical parameters such as leakage current density and
various charge densities. Nitrogen incorporation into the bulk hafnium oxide film itself
via reactive sputtering also proved to lower the leakage current density, but at the same
time had a negative effect on the equivalent oxide thickness of the sample and therefore
the relative permittivity of the material. Following creation and characterization of a
process to deposit hafnium oxide thin films, the materials were successfully integrated as
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gate dielectrics into an existing 0.5 pm NMOS transistors. The devices were
fabricated
and tested, with the electrical results showing threshold voltages of around 0.92 V, drive
currents on the order of 280 pA/pm, and Ion/I0ff ratios ofmore than seven decades.
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IndividualWafer Data for Statistical Process Splits
A.1 Wafer B22
Table A-l: B22 Summary ofData
B22 x1 x2 x3 x4 x5










4.72E-07 4.84E-07 4.84E-07 5.02E-07
9.44E-10 9.69E-10 9.68E-10 1.00E-09
72.97 71.08 71.19 68.62
135.00 132.00 132.00 119.00 130.00
1.567 1.515 1.608 1.566 1.626
1.77E+11 -3.13E+11 -3.93E+11 -3.95E+11
6.48E-10 6.05E-10 5.33E-10 6.68E-10
4.95 5.18 4.76 4.77 5.17
3.82 4.00 3.67 3.68 3.99
6.93 7.11 7.10 7.37








































Figure A.2: B22 J-V Sampling





Figure A.3: B22 Breakdown Sampling
A-2
A.2 Wafer B23
Table A-2: B23 Summary ofData
B23 x1 x2 x3 x4 x5
Max Capacitance per Area (F/cm ) 5.60E-07 6.10E-07 5.86E-07 5.91 E-07 5.91 E-07
Max Capacitance (F) 1.12E-09 1 .22E-09 1.17E-09 1.18E-09 1.18E-09
EOT (A) 61.47 56.50 58.79 58.25 58.28
Ellipsometry Thickness (A) 124.00 115.00 116.00 110.00 119.00
Ellipsometry Refractive Index 1.517 1.531 1.579 1.479 1.628
C-V Nss (cm2) -1.19E+12 -1.00E+12 -4.57E+11 -5.65E+11 -6.42E+11
Leakage Current @ 1V 6.53E-10 1 .64E-09 1 .49E-09
Breakdown Voltage (V) 8.27 6.69 1.06 1.92 7.48
Breakdown Field (MV/cm) 7.08 5.73 0.91 1.64 6.40
Relative Permittivity 7.41 8.06 7.75 7.82 7.82















Figure A.4: B23 C-V Sampling
A-3










Figure A.5: B23 J-V Sampling




Figure A.6: B23 Breakdown Sampling
A-4
A.3 Wafer E7
E7 x1 x2 x3 x4 x5
Max Capacitance per Area (F/cm ) 5.88E-07 6.06E-07 5.96E-07 5.92E-07 6.25E-07
Max Capacitance (F) 1.18E-09 1.21E-09 1.19E-09 1.18E-09 1.25E-09
EOT (A) 58.59 56.79 57.76 58.19 55.12
C-V Nss (cm2) -1.04E+12 -1.18E+12 -1.05E+12 -1.03E+12
Leakage Current @ 1V 2.91 E-05 8.20E-05 2.98E-04 8.32E-05
Breakdown Voltage (V) 8.64 7.24 9.77 8.03 2.05















Figure A.7: E7 C-V Sampling
A-5




















Figure A.8: E7 J-V Sampling











Figure A.9: E7 Breakdown Sampling
A-6
A.4 Wafer E8
Table A-4: E8 Summary ofData
E8 x1 x2 x3 x4 x5
Max Capacitance per Area (F/cm )
Max Capacitance (F)
EOT (A)
Leakage Current @ 1V
Breakdown Voltage (V)
5.58E-07 5.69E-07 5.69E-07 5.81 E-07
1.12E-09 1.14E-09 1.14E-09 1.16E-09
61.74 60.49 60.54 59.28
5.03E-10 5.68E-10 5.43E-10 6.30E-10 4.12E-10
4.10 2.12 2.66 2.45 2.73

















Figure A.10: E8 C-V Sampling
A-7























FigureA.ll: E8 J-V Sampling






Figure A.12: E8 Breakdown Sampling
A-8
A.5 Wafer E9
Table A-5: E9 Summary ofData
E9 x1 x2 x3 x4 x5
Max Capacitance per Area (F/cm ) 6.36E-07
Max Capacitance (F) 1 .27E-09
EOT (A) 54.15
C-V Nss (cm"2) -9.27E+1 1
Leakage Current @ 1V 8.14E-04
Breakdown Voltage (V) 1.18
6.47E-07 6.21 E-07 5.95E-07 6.09E-07
1.29E-09 1.24E-09 1.19E-09 1.22E-09
53.25 55.46 57.84 56.52
-1.02E+12 -7.86E+11 -1.06E+12
4.44E-05 2.21 E-04 2.50E-04
3.93 8.15 1.45 9.50












































Figure A.14: E9 J-V Sampling





Figure A.15: E9 Breakdown Sampling
A-10
A.6 Wafer E10
E10 x1 x2 x3 x4 x5
Max Capacitance per Area (F/cm ) 5.92E-07 6.23E-07 5.96E-07 6.01 E-07 6.13E-07
Max Capacitance (F) 1.18E-09 1 .25E-09 1.19E-09 1.20E-09 1.23E-09
EOT (A) 58.13 55.29 57.74 57.32 56.21
C-V Nss (cm"2) -1.67E+12 -1.60E+12 -1.87E+12
Leakage Current @ 1V 1.01E-09 1 .02E-09 1 .69E-09 8.65E-10 8.70E-10
Breakdown Voltage (V) 0.48 1.67 0.74 2.34 1.69


















Figure A.16: E10 C-V Sampling
A-ll














Figure A.17: E10 J-V Sampling






Figure A.18: E10 Breakdown Sampling
A-12
A.7 Wafer E14
Table A-7: E14 Summary ofData
E14 x1 x2 x3 x4 x5


















C-V Nss (cm2) 9.26E+12 1.23E+12 3.30E+11 1.18E+13 1.16E+13































Figure A.19: E14 C-V Sampling
A-13













Figure A.20: E14 J-V Sampling
E14 Breakdown: Current vs. Voltage
8 10 12
Voltage (V)








E15 x1 x2 x3 x4 x5
Max Capacitance per Area (F/cm2) 9.66E-07 8.68E-07 8.96E-07 1.12E-06 1.02E-06
Max Capacitance (F) 1.93E-09 1 .74E-09 1.79E-09 2.23E-09 2.04E-09
EOT (A) 35.64 39.67 38.43 30.87 33.76
C-V Nss (cm"2) 7.53E+12 8.03E+12 6.61E+12
Leakage Current @ 1V 1.11 E-07 8.13E-10 1.75E-09 1.38E-05 2.88E-05
Breakdown Voltage (V) 7.47 3.19 2.24 -0.47 6.08


























Figure A.22: E15 C-V Sampling
A-15





















Figure A.23: E15 J-V Sampling
E15 Breakdown: Current vs. Voltage
10 12
Voltage (V)
Figure A.24: E15 Breakdown Sampling
A-16
A.9 Wafer E17
Table A-9: E17 Summary ofData
E17 x1 x2 x3 x4
Max Capacitance per Area (F/cm ) 1.16E-06
Max Capacitance (F) 2.33E-09
EOT (A) 29.58
SCA Qox (cm"2) -8.03E+11
SCA DlT (cm"2) 8.31 E+1 2
C-V Nss (cm2) 2.40E+12
Leakage Current @ 1V 7.31 E-03




















































E17 Leakage: Current per Area vs. Voltage
-1-OOE+GO-
Figure A.26: E17 J-V Sampling
E17 Breakdown: Current vs. Voltage
10 12
Voltage (V)
Figure A.27: E17 Breakdown Sampling
A-18
A.10 Wafer E18
Table A-10: E18 Summary ofData





















SCA Qox (cm"2) -7.85E+11 -1.20E+12 -2.20E+12 -1.89E+12 -1.86E+12
SCA Drr (cm"2) 2.41E+13 1.54E+13 1.02E+13 1.28E+13 7.34E+12
C-V Nss (cm"2) 4.91E+12 4.16E+12 4.65E+12 5.02E+12 4.84E+12










E18: Capacitance perArea vs. Voltage
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Figure A.28: El8 C-V Sampling
A-19








Figure A.29: E18 J-V Sampling









Figure A.30: E18 Breakdown Sampling
A-20
A.11 Wafer E22
Table A-ll: E22 Summary ofData
E22 x1 x2 x3 x4 x5
Max Capacitance per Area (F/cm ) 5.02E-07 4.83E-07 4.97E-07 5.08E-07 5.16E-07
Max Capacitance (F) 1.00E-09 9.66E-10 9.94E-10 1.02E-09 1.03E-09
EOT (A) 68.58 71.31 69.32 67.80 66.69
Ellipsometry Thickness (A) 228.00 224.00 214.00 203.00 226.00
Ellipsometry Refractive Index 1.822 1.818 1.820 1.850 1.834
SCA Qox (cm2) 2.13E+11 5.73E+11
SCA D|T (cm"2) 4.05E+12 2.45E+12
C-V Nss (cm2) -5.91E+11 1.29E+12 5.32E+10 -3.27E+11 1.19E+12
Leakage Current @ 1V 4.12E-04 4.04E-08 1 .82E-06 6.89E-07 1 .09E-04
Breakdown Voltage (V) 3.12 1.98 1.26 0.81 6.68
Breakdown Field (MV/cm) 1.42 0.90 0.57 0.37 3.05
Relative Permittivity 12.45 11.98 12.32 12.60 12.81























Figure A.31: E22 C-V Sampling
A-21






























Figure A.32: E22 J-V Sampling
E22 Breakdown: Current vs. Voltage
10 12 14
Voltage (V)













Table A-12: E23 Summary ofData
E23 x1 x2 x3 x4 x5
Max Capacitance per Area (F/cm ) 2.31 E-07 2.09E-07 2.06E-07 2.25E-07 2.18E-07
Max Capacitance (F) 4.63E-10 4.18E-10 4.12E-10 4.50E-10 4.37E-10
EOT (A) 148.76 164.81 167.15 153.21 157.63
Ellipsometry Thickness (A) 516.00 450.00 496.00 496.00 482.00
Ellipsometry Refractive Index 1.925 1.937 1.941 1.931 1.959
SCA Qox (cm2) -1.46E+12 5.52E+10 -1.44E+12 -1.35E+12 -1.63E+12
SCA Dn- (cm"2) 3.05E+12 5.69E+12 3.51E+12 2.60E+12 3.65E+12
C-V Nss (cm2) -1.77E+11 -1.95E+11 -1.99E+11 -5.03E+10 1.28E+12
Leakage Current @ 1V 7.58E-10 7.75E-09 1.63E-10 4.91 E-08 6.21 E-08
Breakdown Voltage (V) 1.82 3.28 2.62 0.88 1.99
Breakdown Field (MV/cm) 0.37 0.67 0.54 0.18 0.41
Relative Permittivity 12.79 11.55 11.39 12.42 12.07

























Figure A.34: E23 C-V Sampling
A-23















Figure A.35: E23 J-V Sampling












F4 x1 x2 x3 x4 x5
Max Capacitance perArea (F/cm2) 3.04E-07 2.98E-07 2.95E-07 3.00E-07 2.95E-07
Max Capacitance (F) 6.08E-10 5.97E-10 5.91E-10 6.01E-10 5.91E-10
EOT (A) 113.23 115.37 116.59 114.68 116.60
Ellipsometry Thickness (A) 233.00 227.00 234.00 211.00 233.00
Ellipsometry Refractive Index 1.888 1.875 1.893 1.854 1.888
SCA Qox (cm"2) -4.43E+11 -2.29E+11 -2.50E+11 -3.43E+11 -5.77E+11
SCA Drr (cm"2) 8.67E+11 8.51E+11 1.10E+12 9.40E+11 9.83E+11
C-V Nss (cm2) -1.90E+12 -1.51E+12 -1.51E+12 -1.69E+12 -1.62E+12
Leakage Current @ 1V 3.57E-09 3.10E-09 3.51 E-09 3.56E-09
Breakdown Voltage (V) 8.43 7.24 8.50 5.12 6.05
Breakdown Field (MV/cm) 3.70 3.18 3.74 2.25 2.66
Relative Permittivity 7.84 7.69 7.61 7.74 7.61

























Figure A.37: F4 C-V Sampling
A-25




















Figure A.38: F4 J-V Sampling













Figure A.39: F4 Breakdown Sampling
A-26
A.14 Wafer F5
Table A-14: F5 Summary ofData
F5 x1 x2 x3 x4 x5
Max Capacitance per Area (F/cm ) 2.99E-07 2.87E-07 2.85E-07 2.97E-07 2.89E-07
Max Capacitance (F) 5.98E-10 5.73E-10 5.70E-10 5.94E-10 5.77E-10
EOT (A) 115.14 120.16 120.79 115.89 119.31
Ellipsometry Thickness (A) 232.00 229.00 233.00 207.00 236.00
Ellipsometry Refractive Index 1.895 1.873 1.900 1.882 1.896
SCA Qox (cm"2) -2.90E+11 -2.53E+11 -5.28E+11 -3.93E+11 -4.43E+11
SCA D,T (cm2) 1.12E+12 1.14E+12 8.01E+11 9.86E+11 1.02E+12
C-V Nss (cm2) -1.64E+12 -1.31E+12 -1.30E+12 -1.63E+12 -1.44E+12
Leakage Current @ 1V 1.72E-09 1.57E-09 1.71 E-09 1.82E-09 2.19E-09
Breakdown Voltage (V) 0.04 7.63 9.09 6.09 3.56
Breakdown Field (MV/cm) 0.02 3.36 4.00 2.68 1.57
Relative Permittivity 7.70 7.38 7.34 7.65 7.43














Figure A.40: F5 C-V Sampling
A-27















Figure A.41: F5 J-V Sampling




















Table A-15: F17 Summary ofData
x1 x2 x3 x4 x5
Max Capacitance per Area (F/cm ) 6.21 E-07 6.19E-07 5.79E-07 5.95E-07 5.83E-07
Max Capacitance (F) 1.24E-09 1 .24E-09 1.16E-09 1.19E-09 1.17E-09
EOT (A) 55.45 55.66 59.52 57.89 59.08
Ellipsometry Thickness (A) 114.00 106.00 113.00 107.00 113.00
Ellipsometry Refractive Index 1.484 1.556 1.481 1.464 1.491
SCA Qox (cm"2) -8.60E+11 -1.20E+12 -9.75E+11 -1.09E+12 -1.33E+12
SCA D|T (cm2) 1.42E+12 1.52E+12 1.10E+12 1.57E+12 1.48E+12
C-V Nss (cm2) 4.58E+11 1.61E+12 7.02E+11 6.13E+11 9.81E+11
Leakage Current @ 1V 5.49E-03 4.50E-03 6.99E-03
Breakdown Voltage (V) 10.48 -0.22 4.62 11.70 10.35
Breakdown Field (MV/cm) 9.48 -0.20 4.17 10.58 9.36
Relative Permittivity 7.78 7.75 7.25 7.45 7.30


















Figure A.43: F17 C-V Sampling
A-29






















Figure A.44: F17 J-V Sampling






Figure A.45: F17 Breakdown Sampling
A-30
A.16 Wafer F18
Table A-16: F18 Summary ofData
F18 x1 x2 x3 x4 x5
Max Capacitance per Area (F/cm ) 5.82E-07 5.86E-07 5.67E-07 5.66E-07 5.16E-07
Max Capacitance (F) 1.16E-09 1.17E-09 1.13E-09 1.13E-09 1.03E-09
EOT (A) 59.20 58.74 60.73 60.80 66.71
Ellipsometry Thickness (A) 112.00 107.00 108.00 104.00 99.60
Ellipsometry Refractive Index 1.400 1.416 1.430 1.405 1.537
SCA Qox (cm"2) -1.14E+11 -9.01 E+10 -1.85E+11 -3.17E+11 -8.25E+11
SCA Drr (cm2) 9.76E+11 1.03E+12 1.01E+12 9.95E+11 1.04E+12
C-V Nss (cm"2) 7.21E+12 5.28E+12 6.65E+12 2.35E+12 2.56E+12
Leakage Current @ 1V 3.58E-06 2.30E-05 1.99E-05 1.63E-06 4.44E-07
Breakdown Voltage (V) 0.10 2.35 3.43 2.12 0.55
Breakdown Field (MV/cm) 0.09 2.21 3.23 1.99 0.51
Relative Permittivity 6.99 7.05 6.82 6.81 6.20












Figure A.46: F18 C-V Sampling
A-31














Figure A.47: F18 J-V Sampling
F18 Breakdown: Current vs. Voltage
10 12
Voltage (V)
Figure A.48: F18 Breakdown Sampling
A-32
A.17 Wafer F20
Table A-17: F20 Summary ofData
F20 x1 x2 x3 x4 x5
Max Capacitance per Area (F/cm ) 5.68E-07 5.31 E-07 5.68E-07 5.52E-07
Max Capacitance (F) 1.14E-09 1.06E-09 1.14E-09 1.10E-09
EOT (A) 60.62 64.81 60.64 62.36
Ellipsometry Thickness (A) 104.00 96.70 104.00 98.90 96.40
Ellipsometry Refractive Index 1.467 1.505 1.467 1.471 1.559
SCA Qox (cm2) -2.98E+11 -2.35E+11 -2.24E+11 -2.89E+11 -5.14E+11
SCA Drr (cm"2) 9.71E+11 9.99E+11 9.60E+11 9.64E+11 8.88E+11
C-V Nss (cm"2) 4.36E+12 5.26E+12 3.54E+12 2.05E+12 3.36E+12
Leakage Current @ 1V 6.70E-09 3.66E-07 5.39E-09 2.77E-07 7.70E-07
Breakdown Voltage (V) 1.03 0.63 0.85 1.33 5.78
Breakdown Field (MV/cm) 1.03 0.63 0.85 1.33 5.78
Relative Permittivity 6.43 6.02 6.43 6.25


















Figure A.49: F20 C-V Sampling
A-33























Figure A.50: F20 J-V Sampling








Figure A.51: F20 Breakdown Sampling
A-34
A.18 Wafer F21
Table A-18: F21 Summary ofData
F21 x1 x2 x3 x4 x5












7.42E-07 7.04E-07 7.00E-07 7.01 E-07 6.65E-07
1 .48E-09 1.41 E-09 1 .40E-09 1 .40E-09 1.33E-09
46.39 48.89 49.18 49.16 51.78
139.00 135.00 139.00 137.00 137.00
1.813 1.784 1.813 1.766 1.829
1.70E+12 -7.32E+11 -1.24E+12 -7.59E+11
1.49E+12 1.11E+12 1.08E+12 1.25E+12
-1.34E+12 -1.29E+12 -6.60E+11 -8.13E+11
1 .34E-08 8.90E-07 1 .53E-07 4.43E-09 4.31 E-09
7.00 0.25 0.85 2.22 2.03
5.09 0.18 0.62 1.62 1.47
11.55 10.96 10.90 10.90 10.35


















Figure A.52: F21 C-V Sampling
A-35






Figure A.53: F21 J-V Sampling























Figure A.54: F21 Breakdown Summary
A-36
A.19 Wafer F22
Table A-19: F22 Summary ofData
F22 x1 x2 x3 x4 x5










7.02E-07 6.28E-07 6.46E-07 6.60E-07
1.40E-09 1.26E-09 1.29E-09 1.32E-09
49.07 54.82 53.34 52.16
144.00 140.00 143.00 138.00 143.00
1.837 1.837 1.837 1.790 1.837
4.30E+11 7.70E+11 8.40E+11 6.48E+11
1.71 E-09 2.53E-09 2.34E-09 4.00E-09 3.91 E-09
4.26 2.67 3.52 4.41 4.60
3.01 1.89 2.49 3.11 3.25
11.25 10.07 10.35 10.59


















Figure A.55: F22 C-V Sampling
A-37






















Figure A.56: F22 J-V Sampling
















Figure A.57: F22 Breakdown Sampling
A-38
A.20 Wafer F23
Table A-20: F23 Summary ofData
F23 x1 x2 x3 x4 x5
Max Capacitance per Area (F/cm ) 6.51 E-07 6.78E-07 6.68E-07 7.08E-07 5.74E-07
Max Capacitance (F) 1.30E-09 1.36E-09 1.34E-09 1.42E-09 1.15E-09
EOT (A) 52.91 50.83 51.58 48.64 60.01
Ellipsometry Thickness (A) 137.00 134.00 137.00 137.00 137.00
Ellipsometry Refractive Index 1.840 1.796 1.849 1.759 1.874
SCA Qox (cm2) -1.33E+12 -1.19E+12 -1.53E+12 -2.15E+12 -1.11E+12
SCA D,T (cm"2) 1.22E+12 1.21E+12 1.24E+12 2.06E+12 1.16E+12
C-V Nss (cm"2) -7.05E+11 -1.34E+12 -9.91 E+10
Leakage Current @ 1V 4.18E-09 4.82E-09 7.68E-09 9.69E-09
Breakdown Voltage (V) 2.23 4.89 6.38 3.05 1.25
Breakdown Field (MV/cm) 1.64 3.59 4.67 2.24 0.92
Relative Permittivity 10.05 10.47 10.31 10.94 8.86










Figure A.58: F23 C-V Sampling
A-39



















Figure A.59: F23 J-V Sampling





Figure A.60: F23 Breakdown Sampling
A-40
